

# Computer Organization

1. Number System & Representation

2. Memory Organization : Hierarchy  
Cache Memory - Address mapping  
- Updation  
- Replacement

Principles of virtual memory & Associate memory

3. Fixed Point Arithmetic, Carry look ahead add

4. Instructions, Addressing Modes, Instruction pipeline, control unit design

5. Addressing, Data Transfer Technique  
Disk & tape memories

1, 3, 4: Computer Architecture - J. P. Hayes

2, 5: Computer organization - Paulk choudhary

CA: It deals with conceptual things of <sup>video</sup> ~~etc~~

- Instruct<sup>n</sup> set
- Addressing Modes
- Data format

Proc

Instruct<sup>n</sup> Set

CISC (Intel)

RISC (Reduced Inst. set)

(PowerPC) "Fixed length"

(Not advantage) Supports limited addressing mode

// If any instr. will not complete at  $CPI=1$ ,  
then it is not a part of RISC.  $\downarrow$   
clock per instr.

// No. more registers are required.

// Ltd provides only flexibility.

// Instr. have - OPCODE / Ref. opr

Reference of operand.

by Ref opr part, we can easily get the instr. addr.

// Data format deals with "How to interpret the binary string"

23/09/10

## Instruction Pipelining

Register

→ Efficient usage of resources. (Instruction phase are overlapped.)

→ Performance of pipelining is given by speedup factor,  $S = \frac{\text{time without pipeline}}{\text{time with pipeline}}$

re. address

register

→ Ideal case with  $k$ -stage instruction pipeline

$$T_n = (K+1)T_{\text{clock}} \quad S_{\text{ideal}} = K, \quad CPT_{\text{avg}} = 1$$

is

red in it  
ing.

→ Parameters influencing the performance

- Un-even stage delays

- Buffer overhead

- Dependencies among the instruction

→ Data dependencies occur when the result of one instruction is to be used by its successor.

→ Instruction re-scheduling - stall cycles introduced by operand forwarding techniques deal with data dependencies.

→ Control dependencies occur when flow of execution is altered by instruction cycles of another.

(Branch instructions) are the main resources for control dependencies.

→ Delayed-Branch, Multiple pipes & prediction are used to deal control dependencies.

(2) If processor register will be

of operand

(1) Index - Then it is Index Register.

→ used for accessing the arrays.

(2) Base address of operand - Base address Register

→ used for relocatable prog's.

→ Prob occurs with JUMP instr.

Used for in

(3) Relative Addressing - PC is involved in it

Used for intrasegment branching.

(4) Based Index Relative.



A(0,0)

A(1,0)

A(2,0)

A(3,0)

(8,0)

(9,0)

(0,1)

(1,1)

## Principle of Associate Memory

"The associate memory is also called a content addressable memory. To retrieve the info, the content or partial content is used. Since no address is involved, it is the fastest memory."

The associate memory contains:

no major  
is moved  
ntal blocks  
two  
them

- (1) Argument Register (n)
- (2) Key Register (Mask register (maskR)) (n)
- (3) Associate memory array (m x n)
- (4) Match Logic (M x 1)

→ To perform the read opr<sup>n</sup>, place that cont or partial content in the argument register. The match logic will generate either single or multiple match word.

→ In case of multiple matching, the matched words are accessed sequentially until the desired word is obtained.

→ To perform the write opr<sup>n</sup>, place the word in argument register, if it is not already existing then it is to be moved into one of the free locat<sup>n</sup>.

→ The match logic expression for i<sup>th</sup> word.  
(Complete Matching)  $M_i = \bigwedge_{j=0}^{n-1} (F_j \odot A_j)$

$A(0,0) \leftarrow M \leftarrow R$	Column-Major	$A(0,0)$	
$H \leftarrow W$	Order	$A(1,0)$	
	Block 0	$A(2,0)$	
		$A(3,0)$	"
$A(0,1) \leftarrow M \leftarrow R$	$A(0,0)$		
$H \leftarrow W$	$A(0,1)$ 400 words		
	$A(0,2)$ occupies		
		$A(8,0)$	
		$A(7,0)$	
		$A(0,1)$	
		$A(1,1)$	
Hits : 100			

If the array is arranged in Column major order for every element, a block is moved from main memory to cache, total blocks moved are 100. For every block two references are made, one of them result Hit. No. of hits = 100.


Hit ratio = 0.5 (50%)

→ Requires 1 extra memory Ref.

Adv. Range of operand is limited by memory word size not by instr. length.  
Static variables can be accessed.


Dis Adv - Limited Range of Addr.

### (3) Indirect Addressing Mode



needed → Two extra memory references are required (one for accessing Ref-EA & one for operand).  
→ Single indirect requires memory references.  
Hence,  $n$ -indirect requires  $n+1$  extra memory ref.  
→ Can access local variable.

### (4) Computable Addressing mode



(Relative addressing mode)

1. Non-Computable Addressing Mode  
 (Effective) Addr. is to be obtained.

2. Computable Addressing mode

$EA = (\text{effective Address}) + \text{Address of operand}$

EA is to be computed.

1

Non-computable Addressing mode

Dis

(3)

2 (i) Immediate Addressing mode

opcode	operand
--------	---------

→ No extra memory ref. for operand is needed.

→ Fastest.

→ Suitable for accessing constants.

Dis - Limited Range of operand (bcz the field given to operand is fixed).

Hence, r

(2) Direct Addressing mode

(4)

Gives ref. of operand = effective address (Addr.)

Known as

opcode	Ref operand (EA)
--------	------------------

32 bits
word
0 to 31
-2 to 31-1

Index

Base

prog

Count

(Relati)

12  
128  
4

384

$$P \rightarrow P_{\max} \text{ iff } Q \rightarrow Q_{\min}$$

$$P \rightarrow P_{\min} \text{ iff } Q \rightarrow Q_{\max}$$

$$Q_{\min} \text{ \& } Q_{\max} \text{ here, } 1 \leq Q \leq 3$$

6 Instr.

$$\min. Q = 1 \quad P + 1 \times 2^7 = 2^9$$

$$P = 384$$

$$\max. Q = 3 \quad P + 3 \times 128 = 512$$

$$P = 512 - 384$$

$$P = 128$$

1-Address

bits are

ence of

idat<sup>n</sup> of

id 1-Addr.

$$P + Q \times 2^7 + R \times 2^4 = 2^{16} - \text{Total possible zero-}$$

Zero Addr.  $\downarrow$  no. of 2-Addr. Instr. Addr. Instr.  
 $\downarrow$  no. of 1-Addr. (Invalid zero address instr. due  
 Instr. (Invalid zero address instr<sup>n</sup>) to the presence  
 due to the presence of of 2-Address  
 1-Address instr.) instr.)

address

instr.

## Addressing Modes

ence of  
(instr.)

"The way reference of operand is given in the instr."

→ The addressing mode provides flexibility for  
 program construct<sup>n</sup>

→ CISC offer more addressing modes.

by the above machine?

(a) 128,512

(b) 0,384


(c) 128,384

(d) 256,512

Sol<sup>n</sup>-

For


1 Address-



= 256 instr.

For

2-Address



To accommodate 1-2-address instr.  $2^7$  1-address instr. are to be sacrificed (As 7-bits are allocated from opcode). The presence of 2-2 Address instr. results in invalidation of 256 1-Address instr. Thus, valid 1-Addr. instr. are  $512 - 256 \Rightarrow 256$  instr.

$P + (Q \times 2^7) = 2^9$  Total one address  
Valid 1-Addr.  $\downarrow$  instr.  
Invalid 1-Addr. instr.

Instr. (due to the presence of  
Q Two-address instr.)

$Q = 2, P = 9$

$$P \times 2^9 - 2^8 = 256$$

st<sup>n</sup> one after

→ Smallest length (Adv.)

256 inst.

→ More cost. (disadv.)

1024 Words
---------------

→ Zero-Address instr. (or Stack Addressing)

223

ADD

POP

POP

PUSH

included)

→ Uses Stacks

→ Perform pop (for getting the operands) first then push

→ Adv. - C.P.T. & 1

↓  
Clock pulse Instr. (getting little faster)

Disadv. - More Complexity in the implementation

- Rigid requirement on stack requirements (placing proper)

ts)

Q. A Hypothetical system support 1-Address &

2-Address instr. The 16-bit instr. is

stored in 128-word memory. If there exists

2-2 address instr. (A) what will be the no.

1-Address instr. supported by the machine?

(a) 128 bits

(b) 256 "

(c) 384 "


(d) 512 "

$$A = [A] + M[A]$$

(B) What will be the min<sup>m</sup>/max<sup>m</sup> 1-Address instr. supported

Prog - carrying sequence of instr one after another

4 Address Instr



→ Adv - Simplicity

disadv - Too lengthy

→ 3-Address Instr (Prog. Counter included)

ADD  $[A_1 | A_2 | A_3] + PC$  (36 bits)

→ length become Reduced (Adv.)

Cost increased (disadv.)

→ 2-Address Instr.

ADD  $A_1 | A_2 + PC$

$M[A_1] \leftarrow M[A_1] + M[A_2]$  (28 bits)

→ Faster than above 2-Address Instr.

→ length Reduced more than 3-address.

→ Overwriting the operand & Result will permanently lost. (disadv.)

→ 1-Address Instr

PC, Accumulator

ADD  $A_1$

$A = [A] + M[A_1]$

(B)



$X-1$

$X + 2's \text{ complement}$

001  
110

111 =  $X-1$

E.g.  $M_1, M_2 = 01$

$$Z = X + 0001$$

$$Z = X + 1$$

$M_2 = 1$ , all the Addu gives no

E.g.  $M_1, M_2 = 11$

$$Z = X + \bar{Y} + 1$$

$$= X - Y$$

Instructions, Addressing Mode, U-operat<sup>n</sup>

Even  
Arithmetic

Instructions

opcode  
↓

(Operand) Ref. OPR

Classificat<sup>n</sup> based- Data Xfer

Arithmetic

logical

Branching & Cond<sup>n</sup>

Number of references

4-Addresses Instruct<sup>n</sup>  
(No PC)

ADD | A<sub>1</sub> | A<sub>2</sub> | A<sub>3</sub> | A<sub>4</sub>

$$M[A_1] \leftarrow M[A_2] + M[A_3]$$




A<sub>4</sub> → Null. becoz. ref

Using Linked List.

Ref to next instruct<sup>n</sup> (self-referenc<sup>n</sup>)

put  
 $M_{200}$ , then  
set 1 to all  
its  
bits therefore

21-09-12



$M_1$	$M_2$	Operation $\Rightarrow Z$
0	0	$X-1$
0	1	$X+1$
1	0	$X+Y$
1	1	$X-Y$

Eg.  $M_1, M_2 = 0, 0$  (6) 110 - Input

111 -  $M_1, M_2 = 0, 0$ , then

(5) 101 (5) add 1 to all bits

When add anything it performs subtraction therefore, on fun<sup>n</sup>  $X-1$ .

Classifi

generated using

$$T_{ex} = 3T_g$$


$$T_{sg} = T_{Ex-OR}$$

$$\begin{aligned} T_{CLA} &= 3T_g + T_{Ex-OR} \\ &= 4T_g \left( \frac{1}{2} T_g \right) \\ &= 6T_g (= 3T_g) \end{aligned}$$


Q. Consider a 16-bit addition, here the behavior of Ex-OR is similar to that of any other gate & consumes 5 ns. What is the time taken with—

① 16-bit CLA


② 8-bit CLA followed by 4-bit CLA




Costliest - More h/w require  
bcz gate delay is for less



$$4T_g + 4T_g = 8T_g \Rightarrow 8 \times 5 = 40ns$$



$$4T_g + 4T_g = 8T_g = 8 \times 5 = 40ns$$



$$4T_g + 4T_g + 4T_g = 12T_g = 12 \times 5 = 60ns$$

(cheapest)

bcz h/w require  
gate delay is high

## Carry Look Ahead Adder

The CLA provides constant time for addition. It contains carry generat<sup>n</sup> stage & sum generat<sup>n</sup> stage.

$$T_{CLA} = T_g + T_{sg} \quad \underbrace{(4T_g / 6T_g)}_{\text{gate delays}}$$

- It improves the speed of addition.
- With CLA, the performance of ALU, will be increased.
- The CLA requires more h/w. Hence, it is the costliest adder.

$$\text{H/w Complexity} = O(2^n)$$

## Limitat<sup>n</sup> of CLA

- The fan-in constraints of the gate violates constant time requirement.
- The combinat<sup>n</sup> of CLA or RCA (Ripple carry Adder) is used for larger size operands.

$$X = X_s (-X_m)_2 \times 2^{E_x - \text{Bias}}$$

fed for  
exponent

$$Y = Y_s (-Y_m)_2 \times 2^{E_y - \text{Bias}}$$

wires

$$X * Y = Z, \quad Z_s = \text{sign bit}$$

$$Z_m = \text{Mantissa}$$

$$Z = Z_s (-Z_m)_2 \times 2^{E_z - \text{Bias}}$$

floating  
pipelining)

if operands sign are same, there is operatn result  
with zero

ires

$$Z_m = X_m * Y_m$$

$$E_z = E_x + E_y$$

Smaller  
e. variable

$$Z = (X_s \oplus Y_s) (-X_m * Y_m)_2 \times 2^{E_x + E_y - 2\text{Bias}}$$

for  $E_x + E_y$ , we add external Bias. Bias

It will be,  $E_z - \text{Bias}$

o<sup>3</sup>

for the Biased exponent field in Substrate  
Biased will be subtracted

exam (add'n)

realizati

$$Z = X / Y = Z_s (-Z_m)_2 \times 2^{E_z - \text{Bias}}$$

## Floating Pt. Arithmetic

The floating Pt. arithmetic implemented for the operands which are in biased exponent form

The addition-subtract<sup>n</sup> process requires

(i) Exponent Alignment

(ii) Operat<sup>n</sup> (Add. / Sub.)

(iii) Normalizat<sup>n</sup> of the result

To improve the speed of computat<sup>n</sup>, floating pt. pipelines are used (functional pipelining)

The multiplicat<sup>n</sup> and division requires correct<sup>n</sup> to the biased exponent

Exponent Alignment - Equating the variable to the larger variable <sup>smaller</sup>


$$0.05 \times 10^3$$

$$5 \times 10^{-1} \Rightarrow 5 \times 10^{-3}$$

$$5 \times 10^0, 0.05 \times 10^1, 0.005 \times 10^2, 0.0005 \times 10^3$$

$$\text{Ans} - 0.0505 \times 10^3 \quad \text{// After operat<sup>n</sup> (addit<sup>n</sup>)}$$

$$\boxed{.505 \times 10^2} \quad \text{// After Normalizat<sup>n</sup>}$$



3.  $\frac{3n}{2}$  (Addition / Subtraction)

Non-Restoring

Dividend digit

Division digit

Compared before any subtraction

If dividend digit > divisor digit, then subtraction is performed otherwise not. Only n operation will be performed in this.

1

// for all 0's & all 1's i.e. 000 or 111, no any operat<sup>n</sup> will performed

Fixed

## FIXED POINT DIVISION

The fixed pt. div. is implemented using ~~one~~ 1. Restorat<sup>n</sup> division algo. 2. non-Restorat<sup>n</sup> div. algo.

- The Restorat<sup>n</sup> div. algo. is simple & consumed  $\approx \frac{3n}{2}$  addition / Subtractions on average.

- The non-Restorat<sup>n</sup> requires only  $n$  operations but consumes more h/w.

Restorat

$$V = Q * D + R$$

$$D \overline{) V(0}$$

$$\begin{array}{r} 287 \\ \text{Restore } 6 \\ -3 \\ +6 \end{array}$$

$$\frac{R}{R}$$

$$\frac{11}{11}$$

$$01$$

getting the dividend back if the Restorat<sup>n</sup> is not successful



Adv.

- ① Sign of the multiplication process is protected.
- ② It enables to reuse the result. (A reused MSB result & Q reused LSB result)
- ③ It is placed the current multiplier bit in Q position.

0111 (7)

-64 32 16 8 4 2 1

$$1101011 = (-21)_{10}$$

Operat<sup>n</sup>
 $A \leftarrow A - M$  // Count denotes How many A.S. will performed

A.R. shift

AQQ (7)

The Above Booth's Algo. is called as Radix-2 Booth's Algo. In the Radix-4

A.S. AQQ (7)

Booth's Algo. 8-multiplier Bits are considered and based on their pattern the arithmetic

 $A \leftarrow A + M$ 

operat<sup>ns</sup>  $A + 2M$  or  $A + M$  are performed.

If All the 3-bits are same

A.Right S. AQQ

$$Q_1 Q_0 Q_{-1} = 000 \text{ or } 111$$

shift

then there is no Arithmetic operat<sup>n</sup> is performed.

If

$$Q_1 Q_0 Q_{-1} = 011 \quad A \leftarrow A + 2M$$

$$Q_1 Q_0 Q_{-1} = 001 \quad A \leftarrow A + M$$

$$010$$

If complement the above bits

the sign

$$Q_1 Q_0 Q_{-1} = 100 \quad A \leftarrow A - 2M$$

$$Q_1 Q_0 Q_{-1} = 110 \text{ or } 100 \quad A \leftarrow A - M$$

$$1001 \times \begin{matrix} Q_2 Q_1 Q_0 Q_{-1} \\ 0110 \end{matrix}$$

$$1001 \leftarrow M \times 2^0$$

$$1001 \leftarrow M \times 2^1$$

$$0000 \leftarrow 0$$

$$-7 \times 3 = (-21)_{10}$$

$$M = 1001 (-7)$$

$$(2's \text{ complement of } M) = 0111 (7)$$

Count	A	Q	Q <sub>-1</sub>	Q <sub>0</sub> Q <sub>-1</sub>	Operation
3	0000 0011	0011 0011	0	10	A ← A - M //
	0111	0111	0		A.R. shift
					AQQ <sub>-1</sub> (7)
2	0011	1011	1		
2	0011	1011	1	11	A.R.S. AQQ <sub>-1</sub> (7)
1	0001	1101	1		
1	0001 1001	1101	1	01	A ← A + M
	1010	1101	1		A.R. Right S. AQQ <sub>-1</sub>
0	1101	0111	0		

$$0100 + 4$$

$$0010 + 2 \quad // \text{ right shift}$$

$$\text{Sign bit} \rightarrow 0100 (-4)$$

$$\text{will remain } 0110 (-2)$$

change

(should be protected)

// Arithmetic right shift preserved the sign bit

19/09/10

rest the

Start

12

patterns

with's Algo.

lock

Partial  
Sum

$M \leftarrow \text{Multiplicand}$   
(n)

$Q \leftarrow \text{Multipliers (m)}$

$Q \leftarrow Q(n)$

$A \leftarrow 00 \dots 0(n)$

Count  $\leftarrow m$

lock

e Q(d)


shift

8

2

6

8



patterns

Noncorrect

Stop

LSB

msb

// LSB → MSB is the direction of multiplication

4 The more the blocks of 1's, the worst the performance with Booth's Algorithm.

e.g. Which of the following multiplier patterns gives the best performance with the Booth's Algo.

7 6 5 4 3 2 1 0 pos

(a) 0 1 1 1 1 1 1 0 // having 1 complete block

(b) 1 1 1 1 1 1 0 0 // partial blocks

(c) 0 0 1 1 1 1 1 1 // 1 complete block

(d) 1 1 1 0 0 1 1 1 // 1 complete & 1 partial block

a (b) is giving the best performance & (d) is giving the worst performance.

	Adel	Sub	Shift
(a) $2^7 - 2^1 = +126$	1	1	8

(b) $-2^2 = -4$	0	1	2
-----------------	---	---	---

(c) $126 - 2^0 = 125$	1	1	6
-----------------------	---	---	---

(d) $(+2^3 - 2^0) + (-2^8) \Rightarrow 8 - 1 - 32$	1	2	8
--	---	---	---

$2^7 - 2^1$

Least performance = (d), (a), (c), (b)

(in ascending order)

Ascending order performance of multiplier patterns w.r.t Booth's algo.

## Booth's Algorithm

ng  
he

- Notation
- Recording Process
- Algorithm
- ↳ Features

subtract

0110

(-ve or +ve) Sign bit 0 1 1 1 1 1 0

+ve no.

= 126

7 6 5 4 3 2 1 0 Position (Pos)

0 1 1 1 1 1 0

j=6

k=1

$$= 2^{j+1} - 2^k$$

$$= 2^{6+1} - 2^1$$

$$= 2^7 - 2$$

$$= 128 - 2$$

$$= 126$$

1-addition,

1-subtraction,

8-shift

Operation.

OR

$$2^6 + 2^5 + 2^4 + 2^3 + 2^2 + 2^1 = (126)_{10}$$

// Conventional

Method

6 additions, 21 shift operations

conventional

only

is done

3 2 1 0

0 1 0 1

$$\Rightarrow 2^3 + 2^1 \Rightarrow (+5)_{10}$$

2 additions, 3 shift operations

3 2 1 0 Pos

0 1 0 1

j k j k

2 2 0 0

$$= +2^{j+1} - 2^k + 2^{j+1} - 2^k$$

$$= 2^3 - 2^2 + 2^1 - 2^0$$

$$= (+5)_{10}$$

operands & additions Booth's reporting pattern is convenient for converting the signed no. into decimal.

— Adding the two complement no's are subtract.

$$\begin{array}{r} (-6) \quad 3 \\ (10) \quad 3 \\ 1010 + 0011 \end{array}$$

1010

1010

0000

0000

0011110

$$\begin{array}{r} \text{8 4 2 1} \\ 0011110 = 30 \end{array}$$

OB

Normal

— We cannot use multiplication or conventional multiplication for signed arithmetic; only addition & ~~divi~~ subtraction can be done.

exceeds

Saturat<sup>n</sup> Arithmetic -

- for this  $0111 \Rightarrow 7$

Results taken bet<sup>n</sup>  $-7$  to  $+7$  &  $-8$  to  $+8$

$$\begin{array}{r} 0110 \\ 0010 \\ \hline 0000 \end{array}$$

wrapping

Result

- In saturat<sup>n</sup> arithmetic, whenever the results exceeds it will be set to largest representable value, no correct<sup>n</sup> to the overflow

- In Non-saturat<sup>n</sup> Arithmetic, correct<sup>n</sup> will be performed in case of overflow, here the result is wrap-around with more bits.

- The Addition & Subtra<sup>n</sup> can be extended for both signed no's & unsigned no's; if signed no's are denoted in 2's complement notat<sup>n</sup>. There is not possible for multiplication & division. The sign bit is getting disturbed in the process of multiplicat<sup>n</sup> & division.

- Booth's Algo. is proposed for implementing fixed point signed multiplicat<sup>n</sup>. The booth's notat<sup>n</sup> is similar to that of 2's complement Notat<sup>n</sup> but reduced effective no of shift

Whatever be the No<sup>m</sup>, if addition exceeds the limit  $-127$  to  $127$  or

$-128$  to  $128$ , then

there is a overflow.

Correct<sup>n</sup> to the overflow -

In the presence of overflow, the following correct<sup>n</sup> is to be taken.

- (1) Complement the sign bit of the Result
- (2) Add  $+ \text{or } -2^{n-1}$  to the Result.

0110 0000

0100 0001

1010 0001

Complement(1)

00100 001 = +33

Correct<sup>n</sup>  $\Rightarrow (+33) + 128$

33

128

161

Arithmetic —

- (1) Saturation Arithmetic
- (2) Non-Saturation (Wrap-around)



## Results

ins=1) = Cins2)  
outs=1) Coouts2)  
pleinent 2s Comple

①  $1111-1111 \Rightarrow (0)$

FAC  
around ① 111 111  $\Rightarrow (-0)$

End. H.  
Carry ( 11111110

 $\rightarrow 1$ 
$$\underline{1111 \ 1111} \Rightarrow (-0)$$
$$Z_s = 1 \quad \checkmark \quad C_{nSi} \neq 0$$

(2) 0 1 1 1 1 1

0000 0000

1991 12 11 11 11

③ 0110 0000 90

0100 0001: 65

10100001

beyond the range -127  
to +127.

Ans Add The no.s of diff. sign<sup>there</sup> are no overflow

Ans- Resulting overflow

4 2's complement ignored EAC. & its range is -128 to 127

①

1111 1111 - 1111

EAC ① ← 1111 1111 71 02

1111 1110 -2

2

0110 0000

000000

10 10 00 01

Q Which of the following sign arithmetic results overflow? (Signed Magnitude Notation) (Cins=1) (Couts=1)

	Signed M.N	1's Complement $x_s = y_s = z_s$	2's Complement $C_{ins}=1$ $C_{outs}=1$	E
(1) 1111 1111 + 1111 1111	✓	—	—	
(2) 0111 1111 + 1000 0000	71	—	—	
(3) 0110 0000 + 0100 0001	✓	$x_s = y_s = 0$ $z_s = 1$	$C_{ins}=1$ $C_{outs}=0$	
(4) 0000 0000 + 1111 1111	—	—	—	

(1) — Sign position  
 1111 1111  
 ① 1111 1111  
 1111 1110 } Signed Magnitude

(2) 1111 1111  
 1000 0000  
 1111 1111

(3) 110 0000  
 100 0001  
 010 0001

(4) 111 1111  
 000 0000  
 111 1111

1's complement

Mf Ad  
Ar

(1)

(2)

4 bits

Unsigned Number Range: 0 to  $2^4 - 1 \Rightarrow 0$  to 15

1010  
 carry  $\rightarrow$  ① 0000  
 0000

Signed Number Range: -7 to +7 / -8 to +7  
4 + 5

0100 X5  
 0101 Y5  
 1001 Z5

1)

Add two +ve no., results -ve no., then it is overflow.

	$X_s$	$Y_s$	$Z_s$	$V$
Range	0	0	1	1
	1	1	0	1

$$V(X_s, Y_s, Z_s) = X_s' Y_s' Z_s + X_s Y_s Z_s'$$

 $C_{ins} \leftarrow$  Carry into sign bit $C_{outs} \leftarrow$  Carry out of sign bit

into sign

denote overflow

if having opp. sign

xy bits into

into &amp; out of

are not same.

$$V(C_{ins}, C_{outs}) = C_{ins} \neq C_{outs}$$

$$= C_{ins} \oplus C_{outs}$$

## Fixed point Arithmetic

- Binary Notation Booths Notation
- Booths Algorithm

Arithmetic

- Addition
- Subtraction
- Multiplication
- Division

## 2's complement Notation

unsigned		signed (-8, 4, 21)
(10)	10 10	-6
1	0001	1
(11)	← 10 11 →	-5

1 Arithmetic addition. ~~(Signed)~~ can exceed the range  
It may be  
overflow

Correction for overflow

4 Un-Signed Numbers - If arithmetic  
result carry → overflow

Signed Number

- Signed Magnitude - Carry into sign bit denote overflow
- (i) Operands of sign & result is having opp. sign
- (ii) Carry bits into sign position & out of sign position are not same.

1's/2's complement Notation

ion

$$M = 01110 \quad 0$$

ve format

$$E - 127 = 3$$

$$E = (130)_{10}$$

0

$$= 10000010$$

0

$$128 \quad 64 \quad 32 \quad 16 \quad 8 \quad 4 \quad 2 \quad 1$$

$$1 \quad 0 \quad 0 \quad 0 \quad 0 \quad 0 \quad 1 \quad 0$$

tes

si denotes

0

4E3

Q. Consider, IEEE 754 Single precision format, the following 32 bit no. is interpreted as — value with the above format

S                      Bias                      M

32 bit No. - 1 1000 0011 11000...0

31 30                      23 22                      0

MSB                       $E = (131)_{10}$

is betw  
As  $E = 0$  to  $255$ , this pattern denotes implicit normalized no.

$$\begin{aligned}
 V &= (-1)^1 (1 + .75) \times 2^{131-127} \\
 &\quad \uparrow \\
 &\quad (1000...0) \\
 &= - (1.75) \times 2^4 \\
 &= - 1.75 \times 16 \\
 &= - (28)_{10} = (28)_{10}
 \end{aligned}$$

Q. What is the hexadecimal pattern denotes 11.5 in IEEE 754 format?

0 10000010 0110...0

S	E	M	Hex
---	---	---	-----

$0 \times 41880000$

$$\begin{aligned}
 (11.5)_{10} &= (1011.1)_2 \\
 &= (1.0111) \times 2^3
 \end{aligned}$$

## Single Precision (32 bits) Base: 2

S	E	M	Value
(1)	(2)	(3)	
0/1	000...0	000...0	$\pm 0$
0/1	111...1	000...0	$\pm \infty$

0/1 IF  $E \neq 0$  &  $E \neq 255$

↓  
 XXX...X      Simplified  
 normalized  
 no.

$$V = (-1)^S (1.M)_2 \times 2^{E-127}$$

floating

ored in  
on

0/1       $E=0$ ,       $M \neq 0$       fractional  
form

$$V = (-1)^S (f)_2 \times 2^{-126}$$

ting  
ying

other combinat<sup>9</sup>      Not a Number  
 $E=1$        $M \neq 0$       (NaN)

be  
t norma-

4 Bias is not 128, it is 127 because certain special patterns are used for exponent. Therefore, Bias is reduced.

exponent  
(not a no.)

4 f is not <sup>used</sup> in fractional part

Percentage of error

$$\begin{aligned} 67 &\rightarrow 3 \\ 100 &\rightarrow \frac{100 \times 2}{67} \% \end{aligned}$$

$$\frac{200}{67} \rightarrow 4.4\%$$

### IEEE 754

→ It provides the standards for floating point no.

→ The floating point no. is stored in either a single precision (32 bits) or in double precision (64 bits).

→ It gives the provision for denoting  $+\infty$ ,  $-\infty$  and  $0$  by sacrificing certain mantissa exponent patterns.

→ The floating point no. is can be denoted either with implicit normalization or fractional form.

→ Certain combinations of mantissa exponent doesn't denote any no. (e.g. (NaN) (not a no.))



$$M = (111)_2$$

c) <sub>8</sub>

$$E - 8 = 1$$

base 8,

$$E = 9$$

$$(87)_{10}$$

$$32 \ 8 \ 4 \ 2 \ 1$$

$$1 \ 0 \ 1 \ 0 \ 0 \ 1$$

$$(67)_{10}$$

$$64 \ 32 \ 16 \ 8 \ 4 \ 2 \ 1$$

$$1 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1$$

$$(001000011)_2 \times 2^3$$

$$(103)_8 \times 8^3$$

in the

$$E - 8 = 3$$

$$E = 11 = (1011)_2$$

(237)<sub>8</sub>

$$M = 0010$$

$$\begin{array}{|c|c|c|} \hline 0 & 101 & 0010 \\ \hline S & E & M \\ \hline \end{array} = (262)_8 = (67)_{10}$$

$$8 \times \frac{1}{4} = 2 \quad \frac{2}{4} = 0.5 \times 0.2 = 0.1$$

$$\begin{array}{c} 0 \quad 1010 \quad 1000 \\ \boxed{S} \quad \boxed{E} \quad \boxed{M} \quad = (250)_8 \end{array}$$

(4) It is normalized w.r.t. to base 8,

$S = 0$  as the number is +ve,

$$\begin{aligned} (.1875)_{10} \times 2^5 &= (.0011)_2 \times 2^5 \\ &= (.011)_2 \times 2^4 \\ &= (.11)_2 \times 2^3 \\ &= (.6)_8 \times 8^1 \end{aligned}$$

$$\Rightarrow E = 2 = 1 \Rightarrow E = 9 = (100)_2$$

$$M = (1100)_2$$

$$\begin{array}{c} 0 \quad 1001 \quad 1100 \\ \boxed{S} \quad \boxed{E} \quad \boxed{M} \quad = (234)_8 \end{array}$$

Q. What is the pattern for 7.5 in the above register?

$$\boxed{S} \quad \boxed{E} \quad \boxed{M} \quad = (237)_8$$

$$0 \quad 1001 \quad 1111$$

$$\begin{aligned} (7.5)_{10} &= (111.1)_2 = (.1111)_2 \times 2^3 \\ &= (.1111)_2 \times 8^1 \end{aligned}$$

int

(3) What is the pattern with implicit normalize

overflow

$$V = (-1)^S (1.M)_2 \times 2^{E-Bias}$$

max  
= 2<sup>63</sup>can say  
overlap  
here.

(4) Pattern if Base of the system is 8

is:

$$V = (-1)^S (1.M)_8 \times 8^{E-Bias}$$

en it

Excess-8 Exponent

(i) (2)  $S=0$  as the number is +ve

uniform

very close

towards

$$(0.1875)_{10} \times 2^5 = (0.0011)_2 \times 2^5$$

$$(0.11)_2 \times (2)^{-2} \times 2^5 = (0.11)_2 \times 2^3$$

$$= (1100)_2 \times 2^3$$

towards

$$M = 1100$$

x<sup>m</sup> value

$$E-83 \Rightarrow E = (11)_{10} = (1011)_2$$

Bias

$$0 \quad 1011 \quad 1100$$

$$(ii) \quad \begin{array}{|c|c|c|} \hline S & E & M \\ \hline \end{array} \Rightarrow (274)_8$$

tude fract<sup>n</sup>(iii) (3)  $S=0$  as the number is +ve,

$$(0.1875)_{10} \times 2^5 = (0.0011)_2 \times 2^5$$


$$= (1.1)_2 \times 2^{-3} \times 2^5$$

$$= (1.1)_2 \times 2^2$$

$$M = 1100$$

$$E-8 = 2 \Rightarrow E = (10)_{10} = (1010)_2$$

The No. distribut<sup>n</sup> of floating point representat<sup>n</sup>



floating point repr. is not continuous.

// if Value comes between  $-2^{-65}$  to  $2^{-65}$  then it is underflow.

→ 0 cannot be covered.

→ The no. distribut<sup>n</sup> is also not uniform. The distance bet<sup>n</sup> the no.'s is very close towards zero & widely spread towards max<sup>m</sup> value.

→ The effect of error is negligible towards zero & it is dominant towards max<sup>m</sup> value.

Q. 

S (1)	E (4)	M (4)
-------	-------	-------

Mantissa is Normalized Sign Magnitude fract<sup>n</sup>  
Exponent in Biased form

Base : 2

(1) Expression

(2) Pattern for  $\pm 0.1875 \times 2^5$   
(Octal)

$$V_{\max} = (-1)^0 (1 - 2^{-8}) \times 2^{127-64}$$

$$V_{\max} = (1 - 2^{-8}) \times 2^{63} \approx 2^{63} (2^{63} - 2^{55})$$

truncated

2<sup>nd</sup> largest No.

What

0 1111110 1111110

45)

S

E

M

to

127

$1 - 2^{-7}$

$$V_{\max} = (-1)^0 (1 - 2^{-7}) \times 2^{127-64}$$

$$= (1 - 2^{-7}) \times 2^{63}$$

$$V_{\max} = 2^{63} - 2^{56}$$

Difference bet<sup>n</sup> 1<sup>st</sup> & 2<sup>nd</sup> largest No.

$$V_{\max} = (2^{63} - 2^{56}) - (2^{63} - 2^{55})$$

$$= 2^{56} - 2^{55}$$

bits

$$V_{\max} = 2^{56}$$

max<sup>m</sup>

Pattern for smallest positive no.

0 0000000 1 0000000


S

E

M

$$V_{\min} = (-1)^0 (0.5) \times 2^{0-64}$$

$$= 2^{-65}$$




Since one of the mantissa bit is truncated  
 The repre. is having the error. What  
 was stored in the system is  $-(111.85)$   
 Percentage of error is equal to

$$\begin{aligned}
 & \frac{-111.75}{100} = 0.25 \\
 & = \frac{100 \times 0.25}{111.75} \\
 & = \frac{25}{111.75} \\
 & = \frac{100}{447} \% \\
 & = 0.22\%
 \end{aligned}$$

(c) // Sign should be zero & all the bits  
 are 1 then the value will be max<sup>m</sup>

(d) Pattern for max<sup>m</sup> value is  
 1<sup>st</sup> largest (i.e) No.



represent the  
many  
sting  
for

$$(1) \quad V = (-1)^S (M)_B \times B^{E - \text{Bias}}$$

$$\text{expression } V = (-1)^S (M)_2 \times 2^{E - 64}$$

$$\text{Bias} = 64 = 2^{K-1}$$

$$2^6 = 2^{K-1}$$

$$K-1 = 6$$

$$K = 7 \text{ bits}$$

1ster  
no.

S	E	M
1	7	8

magnitude  
Base

$$0 \leq E \leq 2^7 - 127$$

$$(2) \quad (-111.75)_{10}$$

$S = 1$  ('-' sign) or (as the number is -ve)

$$(111.75)_{10}$$

ing the

represent

Weight of	1	1	0	1	1	1	1	1	1	
(111.75)	64	32	16	8	4	2	1	0.5	0.25	
Integer portion								fraction		
	Portion									

in the

$$(11011111)_2 \times 2^7 \rightarrow \text{How many places } (.) \text{ is shifted}$$

$$E = 64 = 2^6$$

$$E = (71)_{10} = (1000111)_2$$


$M = 11011111 \rightarrow$  truncated binary  $M$  has only 8 bits.

The above representation cannot represent the value '0' which is required for many computation. The IEEE 754 floating point standard has a provision for  $(+0, -0)$ .

4. IBM machine base is 16.

4. Intel machine base is 2.

Q. Consider, the following 16-bit register representing the floating point no. with mantissa in normalized sign magnitude form. Exponent in excess-64 form. Base of the system is 2.



(a) What is the expression that is giving the value 2?

(b) What is the 16-bit pattern that represent the value  $-(111.75)_{10}$ ?

(c) What is the largest value stored in the above register?




4.

## FLOATING-POINT REPRESENTATION

256 MB  
64 KB  
size of  
used for

The floating point no. contains integer portion & fractional portion. In the system, it is stored as mantissa & exponent pair. Most of the systems represent the mantissa in normalized in sign-magnitude form. The exponent is denoted in biased form. The biased exponent is an unsigned no. which denotes signed true exponent (unsigned no.) If the biased field is having  $k$  bits, then

$$\text{biased} = 2^{k-1}$$


Mantissa & exponent pair ( $\pm M, \pm E$ )

Value of the no. is ~~Exp~~

$V = (-1)^S (1.M)_B \times B^{E-\text{Bias}}$  (Explicit Normalized)  
where,  $B$  = Base of the system  
(It is not stored in Memory)

The implicit normalization increases the accuracy & value of expression is

~~3~~ 3

2

12  $\Rightarrow 2^{13} \times 12$

3  $\Rightarrow 96 \text{ KB}$

$$V = (-1)^S (1.M)_B \times B^{E-\text{Bias}}$$

↑  
"Implied bit"

// Hard disk is the virtual memory.

Q. Consider a 32-bit VA which refers 256 MB MM. Both are partitioned into 64-KB pages/frames. What will be the size of page table in bytes if paging is used for Address translation?

$$VA = 32 \text{ bit}$$

$$\text{pages/frames} = 64 \text{ KB}$$

$$= 2^{16}$$

$$\text{Word offset} = 16 \text{ bits}$$

$$\text{page offset} = 16 \text{ bits}$$

$$MM = 256 \text{ MB}$$

$$= 2^{28} \text{ B}$$

$$MM = 28 \text{ bits}$$

$$\text{No. of frames} = \frac{2^{28}}{2^{16}}$$

$$= 2^{12}$$

$$\text{No. of frames} = 4 \text{ KB}$$

page table contains  $2^{16}$  words.

$$\text{Page table size (in bytes)} = \frac{2^{16} \times 4}{8}$$

$$= \frac{2^{16} \times 12}{8} = 2^{13} \times 12$$

$$= 2^{15} \times 3 \Rightarrow 96 \text{ KB}$$

Q. Consider a direct-mapped cache with 64-words & the MM has to accommodate  $10 \times 10$  float array. Each floating point element occupies 4 words. The cache & main memory are partitioned into 16 word blocks. What will be the no. of hits if the following prog. segment is executed?

Let the array is stored in Row-major order

```
float A[10][10];
for (i=0; i<10; i++)
    for (j=0; j<10; j++)
```

row major order  $A[i][j] = A[i][j] + 2;$

BLK 0	0	$A[0,0]$
		$A[0,1]$
		$A[0,2]$
	15	$A[0,3]$
BLK 1	16	$A[0,4]$
		$A[0,5]$
		$A[0,6]$
	31	$A[0,7]$
		$A[0,8]$
		$A[0,9]$
		$A[0,10]$

400 words

$A(10 \times 10)$

float array

10 elements in each row.

Tr  
th

R  
ce

cache  
with 4 blocks  
the following mem. reference  
are made, what will be the min. no. of  
faults with LRU strategy?

Q. Consider a 2-way set-associative cache  
with 4 blocks the following mem. reference  
are made, what will be the min. no. of  
faults with LRU strategy?

4 8 5 12 4 5 8

19, 63, 8,

Assume that cache is empty initially.

block is  
LRU

(a) 4 (b) 5 (c) 6 (d) 7

$P=2$ ,  $N=4$  blocks

No. of set =  $\frac{4}{2} = 2$

$n \text{ (K Mod 5)}$

set 0

set 1

$K \text{ Mod } 2 \text{ set}$

189

8

↑

73 92

1

0

↑

F	F	F	F	H	H	P
4	8	5	12	4	5	8
0	0	1	0	0	1	0

Q. Consider a 4-way set-associative cache which was empty initially. The cache contains 16 blocks and MM consists of 256 blocks. Let the following MM blocks are referred.

0, 255, 1, 4, 3, 8, 133, 159, 216, 129, 63, 8, 48, 32, 73, 92, 155


Which of the following main memory block is not available in cache at the end of LRU replacement policy?

- (a) 3 (b) 8 (c) 129 (d) 216

$$P = 4, N = 16 \text{ blocks}$$

$$\text{No. of Sets } s = 4$$

$K^{\text{th}}$  block of MM has to be placed in  $(K \bmod s)$  set.



LRU: (4) 5, 7, (2) (4) 5, (3) (4) 5, 7, 12, 13

replacement

Block present: 5, 7, 12, 13, ~~5, 7, 12, 13~~

Last Replacement: 4

Hits: 4

during MM  
nent

Direct Mapping:

$$K \text{ Mod } N = K \text{ Mod } 4$$

4, 5, 7, 12, 13

(4) 5, 7, (12) 4, (5) 13, (4) 5, 7, 12, 13

ost Recent  
ference.

Hits = 3

Blocks present - 12, 13, 7, 1

Last replacement - 5

12, 13

The ascending order of the performance of mapping scheme w.r.t the above problem:

FIFO, Direct Mapped Cache, LRU.

## (s) Direct Mapping

$(k \text{ Mod } N)^{\text{th}}$  Block is chosen for replacement.

$k$  = recently referred from m/m

Q. Consider a 4-block cache, the following m/m blocks are referred, which replacement strategy use the best performance?

ref: 4, 5, 7, 12, 4, 5, 13, 4, 5, 7, 12, 13

Cache

0

1

2

3



replaced.



hit



Most Recent Reference.

FIFO: (4) (5) (7) (12) (4) (5) (13) (4) (5) (7) (12) (13)

hit

hit

4 left most side will be replaced.

ma

Hits = 2

finally Blocks present are 5, 7, 12, 13

Last Replacement = 4

## The Block replacement Techniques

The block replacement techniques are aimed to choose such a cache block, for replacement that may result less or no penalty (extra time, performance get reduced due to the)

### (1) FIFO

The block that spent longer time in cache is chosen for replacement. The Basis is Arrival time.

The data structure used in this is queue.

Queue:  $\rightarrow$ 

--	--	--	--	--

 $\rightarrow$

Blocks are entered from front & goes out from rear.

### (2) LRU

The block that is not recently used is chosen for replacement. Queue with slight adjustment on hit (recently used).

If there is not hit, LRU & FIFO are the same.

It can be applied for both associative as well as set-associative mapping.

Shubham



I

II

+

m

(1)

(1)

-

is

f

-

Date

B

F

(2)

-

ob

a

T

P

a

a

$$T_{avg} = \frac{\frac{3}{4} \cdot 106 + \frac{1}{4} \cdot 29}{2} = \frac{164}{2} + \frac{29}{2}$$

clear

$$= \frac{183}{2}$$

$$T_{avg} = 91.5 \text{ ns}$$

$$\text{Performance} = \frac{1}{T_{avg}} \text{ words/sec.}$$

80% +

$$= \frac{1}{94}$$

+  $T_c$ )  
of Block

$$\approx \frac{10^9}{94} \text{ million words/sec}$$

$$\Rightarrow 10.63 \text{ million words/sec.}$$

Norm = 0.2)

$$\text{if } f_w = 15\%, \text{ } f_r = 25\%$$

$$T_{avg} =$$

$T_c + 20\%$

$T_{new} + T_c$ )

For write back op<sup>n</sup>:

At any point of time, 20% cache blocks are modified and cache is full.

$$T_{avg} = f_r \times T_{avg_r} + f_w \times T_{avg_w}$$

$$\text{Performance} = \frac{1}{T_{avg}} \text{ words/sec}$$

$$T_{avg_r} = H_r \times T_c + (1-H_r) \left[ \underbrace{(T_B + T_c)}_{\text{dirty}} \times 80\% + \underbrace{(T_{B_{old}} + T_{B_{new}} + T_c)}_{\text{clean}} \times 20\% \right]$$

// If it is clean, overwrite on the existing block

$$= 0.8 \times 10ns + 0.2 [410ns \times 0.8 + 810ns \times 0.2]$$

$$= 8 + 0.2 [328 + 162]$$

$$= 8 + 0.2 \times 490$$

$$= 8 + 98$$

$$T_{avg_r} = 106$$

$$T_{avg_w} = H_w \times T_c + (1-H_w) \left[ 80\% \times (T_B + T_c) + 20\% \times (T_{B_{old}} + T_{B_{new}} + T_c) \right]$$

$$= 0.8 \times 10 + 0.2 \times 490$$

$$= 8 + 98$$

$$T_{avg_w} = 106$$

which  
update

$$T_{avg} = H_w T_{update} + (1-H_w)(T_B + T_{update})$$

$$= 0.9 \times 100 \text{ ns} + (1-0.9)(400 + 100)$$

if  
0.8 (Read  
hit)

$$T_{update} T_m = \text{Max}(T_c, T_m) = 100 \text{ ns}$$

ie, then

from

$$= 90 + 0.1 \times 500$$

or

$$= 90 + 50$$

ie of

$$T_{avg} = 140 \text{ ns}$$

strategy?

See

$$T_{avg} = \frac{25\% \times 90 + 75\% \times 140}{\frac{22.5}{100} + \frac{105}{100}}$$

$$= 22.5 + 105$$

$$T_{avg} = 127.5$$

$$T_{avg} = 75\% \times 90 + 25\% \times 140$$

(c)

$$= \frac{75}{100} \times 90 + \frac{25}{100} \times 140$$

$$= 67.5 + 35$$

10)

$$T_{avg} = 102.5 \text{ ns}$$

$$\text{Performance} \approx \frac{1}{100 \text{ ns/word}}$$

$$\approx \frac{10^9}{100} \text{ words/sec}$$

$$= 10 \text{ million words/sec}$$

Q. Consider a hypothetical processor which issues 25% of references for update. It uses two level memory hierarchy with  $T_c = 10 \text{ ns}$ ,  $T_m = 100 \text{ ns}$ ,  $H_R = 0.8$  (read hit),  $H_W = 0.9$  (write hit).

If the referred word is not available, then a 4 word block is to be moved from MM to cache (either for read opr<sup>n</sup> or write opr<sup>n</sup>). What is the performance of this memory with write through strategy?

$$\text{Performance} = \frac{1}{T_{avg}} \text{ Words/sec}$$

$$T_{avg} = 25\% T_{avgR} + 75\% T_{avgW}$$

$$= f_r \times T_{avgR} + f_w \times T_{avgW}$$

$$T_{avgR} = H_R \times T_c + (1 - H_R)(T_B + T_c)$$

$$T_B = 400 \text{ ns}$$

$$= 0.8 \times 10 + (1 - 0.8)(400 + 10)$$

$$= 8 + 0.2 \times 410$$

$$= 8 + 82$$

$$T_{avgR} = 90 \text{ ns}$$

be  
f two  
entire

→ It gives the better performance for less  
no. of update

→ In write-back update, the MM update  
is done only when concerned updated  
block is chosen for replacement. If the  
block chosen for replacement is not mod.  
then incoming block can be simply overwrt.  
In the cache. The Dirty bit is used to  
indicate the status of the block in cache

$$T_{\text{update}} = T_B + T_C \quad \begin{array}{l} \uparrow \text{Current update} \\ \text{in case of} \\ \text{clean block} \end{array}$$

↓  
New block

// Current update always reflected in cache  
memory, only.

$$T_{\text{update}} = 2T_B + T_C \quad \begin{array}{l} \text{in case of} \\ \text{dirty block} \end{array}$$

(T<sub>Bold</sub> + T<sub>Bnew</sub>)  
← Copied back

dealt  
update

In MM, current update is reflected when  
T<sub>Bold</sub> is copied back.

1. The  $k^{\text{th}}$  block of MM has to be placed in which cache set, if two way associat<sup>n</sup> is used for the entire  $2 \times C$  cache blocks.  $\rightarrow I$

(a)  $K \bmod C$   $\rightarrow b$

(b)  $K \bmod 2C$   $\rightarrow c$

(c)  $2C \bmod K$   $\rightarrow Tb$

(d)  $C \bmod K$   $\rightarrow In$

No. of Cache blocks  $A = 2 \times C$   $\rightarrow inc$

$$S = \frac{N}{P} = \frac{2C}{2} = C$$

$$\text{Cache block} = \log_2 C$$

$k^{\text{th}}$  block of MM has to be placed in  $K \bmod C$  set.  $\rightarrow Cu$

### UPdat<sup>n</sup> Techniques $\rightarrow me$

The updat<sup>n</sup> technique are used to dealt with cache coherence problem. The ~~si~~ write through updat<sup>n</sup> simultaneously update the cache memory & MM.  $\rightarrow In M$

$$T_{\text{updat}^n} = \max(T_c, T_m)$$

$T_{Bo}$

Mapping)

## Set-Associative Memory

$$1 \text{ MB} + \left( \frac{2^{13} \times 13}{8} \right) \text{ bytes}$$

Mapping)

ciative Mapping)

Q. Consider a cache memory which is applied with direct mapping. The no. TAG bits is equal to no. of blocks in cache. Each block contains  $N$  words wt  $N$  is the total cache blocks. How many words are there in MM?

- (a)  $N^2 \times \log N$
- (b)  $N \times 2^{20}$
- (c)  $N^2 \times 2^n$
- (d) None

tes

## Direct Mapping

Physical

Address Say  $k$

$\log_2 N$

TAG

C. Block offset

Word offset

$\log_2 N$

$\log_2 N$

$N$

$$\text{Block Offset} = \log_2 N$$

$$K = \log_2 N + \log_2 N + N \Rightarrow N + \log_2 N^2$$

ytes

The no. of words in MM =  $2^K$

$$= 2^{N + \log_2 N^2}$$

$$= 2^N \cdot 2^{\log_2 N^2}$$

$$= 2^N \cdot N^2 \quad \underline{\text{Ans}}$$



(3) One TAG comp.

Size = 10 bits (Direct Mapping)

8 K TAG comp

Size = 23 bits (Associate Mapping)

8 TAG comp

Size = 13 bits (Set-Associative Mapping)

(4) Actual Size of the Cache

data memory + TAG Memory  
N = Tag bits

Direct Mapping

$$1 \text{ MB} + \left( \frac{2^{23} \times 10}{8} \right) \text{ Bytes}$$

$$1 \text{ MB} + \left( \frac{2^{23} \times 23}{8} \right)$$


$$1 \text{ MB} + 2^{20} \times 10$$

Associate Memory


$$1 \text{ MB} + \left( \frac{2^{23} \times 23}{8} \right) \text{ bytes}$$

MM	(1) Physical Address (bits)
4 GB = $2^{30}$	$= \log_2 2^{28} \Rightarrow 28 \text{ bits}$
$2^{28}$	
$2^3$ (4 words) per word	(2) Direct Mapping
$2^{28}$	<div style="display: flex; justify-content: space-around; align-items: center;"> <div style="border: 1px solid black; padding: 2px; text-align: center;">TAG 10</div> <div style="border: 1px solid black; padding: 2px; text-align: center;">C. Block offset 13 (<math>\log_2 N</math>)</div> <div style="border: 1px solid black; padding: 2px; text-align: center;">Word offset 5</div> </div> <div style="text-align: center; margin-top: -10px;">28 bits</div>
256 Million words	

### Associate Mapping



### 8-way Set Associate Mapping



$P = 8\text{-way set-associative mapping}$

$$S = \frac{N}{P} = \frac{2^{13}}{2^3} = 2^{10} = 1 \text{ K bit}$$

4 The higher the associatn ; More the TAG bits

8 K blocks

$$\frac{2^{13}}{2^3} = 2^{10}$$

$$CM: 1MB = 2^{20}$$

N  
O  
T  
A  
S  
E  
O  
R  
M  
A  
I  
N  
M  
E  
M  
O  
R  
Y

MM

4 GB =

$$2^{30}$$

$$\frac{2^{30}}{2^{28}}$$

$$2^2 \text{ (4 bytes) per block}$$

$$2^{28}$$

256 Million  
words

$$M = 2^{28} \text{ words}$$

32 words per block

$$= \frac{2^{28}}{2^5}$$

8-

$$M = 2^{23} \text{ blocks}$$

$$M = 8 \text{ million blocks (in MM)}$$

CM:

$$1MB = 2^{20}$$

$$= \frac{2^{20}}{2^2}$$

$$= 2^{18} \text{ words}$$

4


$$= 256 \text{ K words}$$

$$M = 2^{18}$$

32 words per block

$$= \frac{2^{18}}{2^5}$$

$$2^{13} \text{ blocks} \approx 8 \text{ K blocks}$$



$$\log_2 S$$

$n^{\text{th}}$  Block of  
set  
in cache

if  $P = 1 \Rightarrow$  Direct Mapping  $S = N$   
if  $P = N \Rightarrow$  Associate Mapping  $S = N$

Associate

the

ed may

of the set

used

physical

is required)

Q. Consider one ending 1MB cache memory & 1GB MM, Both are divided into 82 word blocks. Each word contains 32 bits.

- (1) What will be the no. of bits required to address the MM?
- (2) What will be the no. of TAG bits for the following Mapping Techniques?
  - (a) Direct Mapping
  - (b) Associate Mapping
  - (c) 8-Way set associate Mapping

- (3) How many comparators & of what size required for each case?
- (4) What is the Actual size of the cache memory is required for the above mapping?

$$CM = 1MB, \quad MM = 1GB$$

$$\text{Size of Word blocks} = 32$$

$$\text{Size of each word} = 32 \text{ bits}$$

## Set-Associative Mapping

In the set-Associate Mapping  $K^{\text{th}}$  Block of MM has to be placed in  $(K \bmod S)$  set where,

$S$  = Total No. of sets in cache

$$S = \frac{N}{P} \text{ for } P\text{-way set associatn}$$

$N$  = total No. of Blocks in cache

$P$  = Gives the No. of sets

within the set, it can be placed any-where.

The No. of TAG comparator = Size of the set  
( $P$ )

✓  $P$  Blocks are accommodated in every set.

~~no. Tag~~ or

For Normal Mapping,  $P \leq N$

The  $P$ -way set associatn divides the physical Address into 3 portions

- (1) Word offset (Size of the blocks are required)
- (2) Set offset ( $\log_2 S$  bits required)
- (3) TAG

also  
more  
very

Physical  
Address

TAG

Word offset

Blocks in

5 bits

ation.

(5 bit)  
TAG  
bits

TAG  
Comp

TAG  
Comp

TAG  
Comp

Hit/Miss

ts (512 words)

PAT<sub>0</sub>

CB<sub>0</sub>T<sub>0</sub>

PAT<sub>1</sub>

CB<sub>1</sub>T<sub>1</sub>

TAG bits

+ TAG memory

$$PAT_A \equiv CB_i T_i$$

etc

is

PAT<sub>0</sub> - Physical Address Tag bit

CB<sub>0</sub>T<sub>0</sub> - Cache Block Tag

this is fixed-  
(cache)

$$\sum_{i=0}^k (PAT_i \odot CB_i T_i)$$


The Set Association

→ We have <sup>more parallel</sup> comparators <sup>to be</sup> are <sup>also</sup> referred & more n/w is required. Therefore, it is very costliest.

No. of tag comparators = No. of blocks in  
Needed for mapping Cache

512

Physical Add. having only two partition



Physical Address = 9 bits (512 words)

→ Associative mapping requires more TAG bits.

Actual Size of Cache = Data memory + TAG memory

// No. of words in cache is fixed i.e. 64 words

TAG Memory needed to be like this.

TAG Memory =  $N \times \text{TAG bits}$

Where,  $N = \text{No. of blocks (in this is fixed in cache)}$

the

72  
64  
28

09/09/10

Direct mapping is very simple and required less no. of tag bits.

1

0

E.g. 4-Blocks

Block fault F F F F F F F  
CPU ref: 0 4 0 8 4 0 8 0

mod 4

0	<del>0</del>	<del>0</del>	<del>0</del>	<del>0</del>	<del>0</del>	<del>0</del>	<del>0</del>
1							
2							
3							

→ Block fault 3/4 blocks of cache is not used.

→ It requires more time bcz it is slower.

→ It may requires many Block replacement.

Soln -

Any block of MM can be placed anywhere in the cache.

F F H F H H H H  
CPU: 0 4 0 8 4 0 8 0

0	0
1	4
2	8
3	

Accessing from cache is takes less time, known as

Associative mapping.

"Any Block of MM can be placed anywhere."

It is very fastest mapping.



35

32  
26  
28

05

R 92

256 128 64 32 16 8 4 2 1

0 0 1 1 1 1 1 0 0

E

Tag info.

Cache '3'

block

Not available.

K

1

2

3

→

→

→ I

So

Ar

placed in  
024.

Q. Check whether 200 word is main memory  
available in cache or not.

ed in

200 word is  
9 bits for MM

he same

is placed

is

256	128	64	32	16	8	4	2	1
0	1	1	0	0	1	0	0	0
↓ 128 + 64 + 8 = 200 word			Word off					
Tag info			Cache's Block					

Word 200 is not available in the cache  
bcz physical address tag is not match  
with TAG bits of associated cache block

Q. Whether the word 121 is present in cache  
or not?

n the MM

1" → cache  
contain

ntly.

256	128	64	32	16	8	4	2	1
0	0	1	1	1	1	0	0	1
Tag info			Cache's blocks					

121 is not available.

pointed by  
0 to 7.

Q. 96

256	128	64	32	16	8	4	2	1
0	0	1	1	0	0	0	0	0
Cache (2) blocks								
available								

96  
64  
32

// Any block of main memory can be placed in one of the blocks of cache memory.

→  $k^{\text{th}}$  block of MM has to be placed in  $(k \bmod n)^{\text{th}}$  cache position

→ Many MM blocks compete for the same cache position only one among them is placed in cache.

→ TAG bits denote which MM block is currently placed.

Address Mapping (Practically)

TAG	C. Block offset	Word offset
-----	-----------------	-------------

Physical Address

3 bit

Word offset - position of word within the MM Block.

C. Block offset - 111 110 101 100 111 110 101 100 → cache

Block. which cache block contain main mem. block currently.

E.g.  
( $k \bmod 4$ ) TAG 000 001 010 011  
MM Blocks for 4

12, 16, 20, 24, 28

{ 1, 5, 9, 13, 17, 21, 25, 29 } ← 1

{ 2, 6, 10, 14, 18, 22, 26, 30 } ← 2

{ 3, 7, 11, 15, 19, 23, 27, 31 } ← 3

{ 4, 8, 12, 16, 20, 24, 28, 32 } ← 4

010

011

110

111

001

100

101

100

8

25

6

19

0(0, --- 28) pointed by  
1000 to 111 i.e. 0 to 7.

2.

N=4

## ADDRESS MAPPING

$$\frac{1280}{9}$$

$$138.88$$

a)

The cache & mm are divided into fixed size partitions (blocks). The Address mapping decides which block of main memory (mm) is to be placed in which cache position. The direct mapping is the simplest one & requires less no. of TAG bits. The direct mapping needs many block replacements.

Associate mapping is the fastest one but it requires more hardware. The set associate mapping uses the advantages of direct mapping & associate mapping. In four-way set associate mapping the cache is logically partitioned into sets with each set containing four cache blocks.


$$1/4$$

The one-way set association reduces to direct mapping, N-way set association reduces to associate mapping.

At any point of time, only 64 words are placed in cache memory.

MM 512 words

Direct Mapping



N=4

M=32

$$T_c = T_m = \frac{138.88}{5} = 27.776$$

$$T_{avg, new} = 25.8$$

$$60 = H_{new} \times \frac{1250}{9} + (1 - H_{new}) \times \frac{1250}{9}$$

$$= \frac{1250}{9} (H_{new} + 1 - H_{new})$$

$$60 = H_{new} \times \frac{138.88}{5} + (1 - H_{new}) \times 138.88$$

$$11.104 H_{new} =$$

$$60 = 138.88 (H_{new} + 1 - H_{new})$$

$$(H_{new} + 5 - 5H_{new}) = \frac{5 \times 60}{138.88}$$

$$-4H_{new} = 5 - \frac{5 \times 60}{138.88}$$

$$H_{new} = \left( \frac{5 - \frac{5 \times 60}{138.88}}{-4} \right) / 1$$

$$H_{new} = 0.71$$

$$0.8 \rightarrow 0.08$$

$$100 \rightarrow 9$$

$$\frac{100 \times 0.08}{0.8} \Rightarrow 10\% \downarrow \text{decrease}$$

T

or

d

is

d

less

max

if

we

used

map

the

with

The

mapp

mapp

At

pla

Direc

identify  
cell.

$$T_c = \frac{T_m}{5} \quad H = 0.8$$

block will

$$T_{avg} = 20\% \text{ of } 50 \text{ ns}$$
$$= \frac{20}{100} \times 50 \times 10^{-9}$$

$$= 10 \times 10^{-9}$$

$$T_{avg \text{ old}} = 50 \text{ ns}$$

avg time increased so hit ratio  
 $H_{\text{new}} = 0.9$  ( $< 0.8$ ) is reduced

resently

$$T_{avg \text{ new}} = T_{avg \text{ old}} + 20\% \text{ of } T_{avg \text{ old}}$$

$$= 50 \text{ ns} + 10 \text{ ns}$$

$$T_{avg \text{ new}} = 60 \text{ ns}$$

$T_c$  &  $T_m$  will remain same.

placed.

$$T_{avg \text{ old}} = H \times T_c + (1-H) T_m$$

faster than

$$50 = 0.8 \times \frac{T_m}{5} + (1-0.8) T_m$$

mean time

$$50 = 0.8 T_m \left( \frac{0.8}{5} + 1 - 0.8 \right)$$

from song

$$T_m = \frac{50}{0.8 \left( \frac{0.8}{5} + 1 - 0.8 \right)}$$

$$= \frac{50 \times 5}{0.8 + 5 - 4}$$

$$= \frac{250 \times 10^{-9}}{1.2} = 208.33 \text{ ns}$$

$$= \frac{1350}{9} = 150$$

$$\begin{array}{r} 138.7 \\ 9 \overline{) 1250} \\ \underline{9} \phantom{00} \\ 35 \phantom{0} \\ \underline{27} \phantom{0} \\ 80 \phantom{0} \\ \underline{72} \phantom{0} \\ 80 \phantom{0} \end{array}$$

→ Memory management is aimed to identify the block that is to be replaced.

Memory management decides which block will be replaced.

Techniques to identify -

FIFO

LRU

Direct-Mapping

FIFO - Arrival time

LRU - The block which is not currently used that will be replaced

Direct-Mapping -  $K \text{ Mod } N$

$\downarrow$   
 MM      Total Blocks  
 Block No.      in cache  
 which is to be replaced

$(K \text{ Mod } N) = 9 \rightarrow$  This block will be replaced

(1) Consider a cache which is 5 times faster than MM with hit ratio 80%, the avg. access time for this cache is increased by 20% from 50ns

(a) What is the cache access time?

(b) What is the MM access time?

(c) What is the new hit ratio?

hierarchy

→ Cache used in client side memory for mail-addressing as well as server side memory.

related to

→ Cache Coherence problem is dealt with

- write through update

- write back update

coherency - similar

e)

e)

)

// A Variable having same value in both main & cache memory.

\* Cache Coherency - data inconsistency with main & cache memory.

variable

(1) Write through update - not suitable for more

or avoided write operations. Problem is resolved, coz cache are update at same time no data consistency when MM &

(2) Write back update - It is postponing the write operation for some

time, main memory is not updated with cache memory.

running after 1st

memory)

- 11 )

Main memory is updated when the concerned block is to be taken out of cache then MM updated.

Eg. for bulk write operation it is suitable.

Data consistency is reduced in this update.

lity

n



8/09/16

## Cache Memory

→ Smallest & fastest memory component in hierarchy and maintain locality of reference

→ Address mapping converts physical address to ~~xxxx~~ Cache address

— Direct Mapping (Small cache size)

→ Associate " (Large cache size)

— Set-Associate " (Medium " " )

Variables are of two types -

(1) Live variable - required for used in m

(2) Dead variable -

Register Allocation Register Check Active variable  
Dead

for ( $i=1; i \leq 1000; i++$ )

{

$$P(i) = 9(i) + x$$

Stored in cache memory for run 999 times after 1<sup>st</sup> <sup>running</sup>

1<sup>st</sup> time - slow (fetch from main memory)

999 times - fast (is y Cache - " )

for  $t \in$

• Spatial locality  
by position

• temporal locality  
by execution

Eg.

med mag  
complement  
complement

for -6

signed mag. - 1110

1's complement - 1001

2's complement - 1010

~~A~~ - 8+2

+0

-0

S.M. - 0000 1000

1's C - 0000 1111

2's C - 0000 0000

for S.M.

 $n$ -bit  $\Rightarrow (q_{n-1} q_{n-2} \dots q_0)_2$  $\sum_{i=0}^{n-2} q_i \times 2^i$  is true if  $q_{n-1} = 0$ .weight  $\uparrow$  120weight  $\uparrow$ 

$$\left[ (-2^{n-1}) \times q_{n-1} \right] + \sum_{i=0}^{n-2} q_i \times 2^i$$

weight for sign bit

Range (n-bits)

$$V_{\min} = -(2^{n-1}-1)$$

to

$$V_{\max} = (2^{n-1}-1)$$

Signed mag.

1's complement

2's complement

$$-2^{n-1}$$

$$2^{n-1}-1$$

Largest -ve no. are min. value.

## Signed magnitude

denoted  
mplement

$$\begin{matrix} 1 & 0 & 1 & 1 \\ 1 & 0 & 1 & 1 \end{matrix} = (-7)_{10}$$

→ The 1's complement & 2's complement arithmetic uses the same h/w for both addition & subtraction whereas separate h/w is needed for sign-magnitude arithmetic.

→ The 2's complement arithmetic is faster compared to 1's complement arithmetic bcoz it doesn't require the carry to end around.

sent

the  
code.

→ The signed magnitude & 1's complement cover the same range & have two patterns for zero,  $(-0 \text{ \& } +0)$  whereas 2's complement has single pattern for zero bcoz of this 2's complement cover one extra mag. no. compare to the others.

Eg for +6

wt. code	Signed mag.	-	0110	} All the pos. has same repr. in all 3 patterns
wt. code	1's complement	-	0110	
wt. code	2's	-	0110	

//

## Fixed point Signed repr.

The fixed point signed no's can be denoted in 1- Signed magnitude repr. 2- 1's complement 3- 2's complement

→ All the three repr. gives the most significant bits to denote the sign, if it is 1, all the repr. declared the no. is -ve.

→ All the no's are having identical patterns & identical value in all the three repr.

→ The signed magnitude & 2's complement notat<sup>n</sup> are the weighted codes whereas the 1's complement repr. is non-weighted code.

→ The 2's complement is the only notat<sup>n</sup> that essence the weight to sign bit (the weight of the sign bit is -ve).

E.g. 2's complement repr.

$$\begin{array}{ccccccc} 1 & 0 & 1 & 1 & 1 & & = (-9)_{10} \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & & \\ 16 & 8 & 4 & 2 & 1 & & \end{array}$$


E.g.

wt.

Non wt. co.

wt. code

We



then if  
is then

$(110, 101)_2$   
 $(11, 101)_2$

Value Expr<sup>n</sup>

$(a_{n-1} a_{n-2} \dots a_1 a_0)_2 \rightarrow$  fixed point  
unsigned integer

$$V = \sum_{i=0}^{n-1} a_i \times 2^i$$

at

E.g.

11011101  
 $1011101_2 = (23)_{10}$

$$V \rightarrow V_{\min} \text{ iff } V_i, a_i = 0$$

$$V_{\min} \rightarrow 0 \times 2^0 + 0 \times 2^1 + \dots + 0 \times 2^{n-1} = 0$$

$$V \rightarrow V_{\max} \text{ iff } V_i, a_i = 1$$

$$V_{\max} = 2^0 + 2^1 + 2^2 + \dots + 2^{n-1} = 2^n - 1$$

Range :  $V_{\min}$  to  $V_{\max} \Rightarrow (0 \text{ to } 2^n - 1)$  if  $n \neq 0$   
0 to 255

## NUMBER REPRESENTATION (Radix-2)

Range :  $V_{min}$  to  $V_{max}$        $V$ -value

Value Expression

Num

// If the value is in bet<sup>n</sup> limits then it is underflow and if out<sup>r</sup> the limits then it is overflow.

Value

### Numbers

Fixed point

Floating point

(Position of radix is fixed)

E.g.  $(110.101)_2$

E.g.

Integer

$(11.101)_2$

0

(Radix position after LSB)

Integer itself is a floating point no.

(3) Fraction (Radix position before MSB)

$.1230$

Range

$5 \times 32$   
 101 1000000  
 101000000

(6)

Max<sup>m</sup> decimal value of 3 digit binary no. (7)

e.g.  $(777)_8 = 8^3 - 1 = 511_{10}$

$n$  - digit no.  
 radix -  $r$

max<sup>m</sup> decimal value  $= (r^n - 1)_{10}$

radix no.

let us say in que it requires  $k$ -bits,  
 then

$(2^k - 1)_{10} = (10^{20} - 1)_{10}$

$\Rightarrow$

$2^k = 10^{20}$

$k = 20 \cdot \log_{10} 2$

$k = 66$

binary,



Phases of ...

If we have a

Any radix can be used as borrow in their subtraction like above or as example.

in decimal, 10 can take as borrow.

(6)

e.g.

10111.10

1001.01

01110.00

$$(7) \quad (9003)_{16} \rightarrow (16^3 \times 9 + 3 \times 16^0)_{10}$$

Weighted sum of the digits is always radix no.

$$\begin{array}{cccc} 9 & 0 & 0 & 3 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ (1001 & 0000 & 0000 & 0011)_2 \end{array}$$

Z = 12

H = No. of 0's

N = 4

H = No. of 1's

⇒

$$(32^5 \times 5 + 32 \times 3 + 3)_{10}$$

$$\downarrow \quad \downarrow \quad \downarrow$$

$$(2) \quad (1) \quad (2) = 7$$

// When above expression is converted into binary, then the no. of 1's in it is 7.

ed to  
binary

When we increasing the radix the value should be decreased.

of 1's  
hexion

$$(5) \quad (x^2 + 2x + 3)_{10} = (9 + 6 + x)_{10}$$

$$x^2 + x - 12 = 0$$

$x \begin{cases} \nearrow -4 \\ \searrow 3 \end{cases}$  digit value & radix value  
relat<sup>n</sup> is not maintained

- (3) (1) Convert the operands into octal.  
(2) Perform octal subtract<sup>n</sup>.

$$\text{opr1: } C 012.25_H =$$

$$(1100 \ 0000 \ 0001 \ 0010 \ 0010 \ 0101)_2$$

$$14 \ 00 \ 12 \ 2$$

$$14 \ 00 \ 22 \ 112_0$$

$$\text{opr2: } 10111 \ 001110 \ 101$$

$$27 \ 16 \ 5_0$$

$x < y$

Octal subtract<sup>n</sup>

$$\begin{array}{r} \text{(8-2) borrow} \\ 14 \ 00 \ 22 \ 112 \end{array}$$

$$27 \ 16 \ 5$$

$$13 \ 5 \ 103 \ 412$$

3101

Eg.  $(212121112)_3 = ( )_9$

(1)

digit  $2 \rightarrow 1$   
 $3 = 9$

$(212121112)_3$

(2)

$= (25545)_9$

$3^1 3^0$

$(12)_3 = (5)_{10} = (5)_9$

(3)

(4)

(3) Pos.

②  $(101110011)_2 = (173)_{16}$

$2^4 = 16$

$r =$

// If there is any relation bet<sup>n</sup> the radizes, we can use them like above examples.

(4)

$1 \quad 2 \quad 1 \quad 3$   
 $\downarrow$

00000101000111

(a) (12)

098F

(5)

x

(d) 3

Ex.  $(41.4)_8 = ( )_5$

Conversion -

One radix to another radix

(1) Radix- $r$  to decimal

(2) decimal to radix- $r$

processing  
element

(1) Radix- $r$  to decimal

$$\sum_i w_i d_i$$

processing  
fractional

$w_i \Rightarrow r^i$  if  $d_i$  is integer  
 $\rightarrow r^{-i}$  if  $d_i$  is fraction

$$\begin{array}{ccc} 4 & 1 & 4 \\ \downarrow & & \downarrow \\ 8^1 & 8^0 & 8^{-1} \end{array}$$

$$8 \times 4 + 1 + 4 \times 8^{-1} \Rightarrow 32 + 1 + 0.5 \Rightarrow 33.5$$

(2) Decimal to Radix- $r$

Divide the decimal no. (integer) successively by radix- $r$  and arrange remainders in reverse order (LIFO)

$$\begin{array}{r} 5 \overline{) 33} 6 \\ -30 \\ \hline 3 \end{array} \quad \begin{array}{r} 5 \overline{) 6} 1 \\ -5 \\ \hline 1 \end{array} \quad \begin{array}{r} 5 \overline{) 1} 0 \\ -0 \\ \hline 0 \end{array}$$

$$0.5 \times 5 \Rightarrow 2.5 \Rightarrow 2$$

$$2.5 \times 5 \Rightarrow 12.5 \Rightarrow 2$$

$$(41.4)_8 = (113.222 \dots)_5$$

(6) Approximate number of bits needed to represent 20-digit decimal number in binary

- (a) 20 (b) 66 (c) 86 (d) 96

(5)

(7) What is the relation bet<sup>n</sup> number of 1's & 0's if the following decimal expression is converted into binary

$$(16^3 + 9 + 3)_{10}$$

- (a) 8 zeros are more than 1's  
(b) 7 " " "  
(c) 6 " " "  
(d) none

(2)

opr

Sol<sup>n</sup>

(C)

$$(3) \quad (42)_9 = (XY)_9$$

$$\begin{array}{cc} 4 & 2 \\ \downarrow & \downarrow \\ 9^1 & 9^0 \end{array}$$

opr

$$36 + 2 \Rightarrow 38$$

$$(38)_{10} = (XY + 9)$$

$$\therefore X < Y$$

oc

$$\Rightarrow XY \leq 57$$

$$3 \mid 09 \mid 10$$

(1)  $(101011)_2 = (xyz)_3$

$x, y, z$  value (a) 1, 1, 1 (c) 1, 2, 1  
~~(b) 1, 1, 2~~ (d) 2, 2, 2

(2)  $(C012.25)_{16} = (10111001110.101)_2$

(a)  $135103.412_{10}$  (b)  $135103.205_{10}$   
 (c)  $564411.412_{10}$  (d)  $564411.205_{10}$  octal

(3) Possible values of  $x$  if

$$(42)_9 = (x3)_9$$

$x =$  (a) 5, 7 ~~(b) 1, 5~~  
 (d) 3, 5 (c) 7, 85

21, we can

(4)  $(1217)_8 =$

(a)  $(1217)_{16}$  (b)  $(0B17)_{16}$  ~~(c)  $(028F)_{16}$~~  (d)  $(3297)_{10}$

(5)  $(123)_x = (12x)_3$

$x =$

(a) 3 (b) -3, 4 (c) -4, 3 ~~(d) None~~

SISD - Single inst. single data stream  
 (Array) SIMD - Multiple - Single  
 MISD - Multiple - Single  
 (parallel) MIMD - Multiple - Multiple

Eg.

(1)

(2)

(3)

SISD - 1 CU, MU, 1 PEM

SIMD - 1 CU, MU, N-PEM

PE - Processing element

MISD - N-CU, MU, 1-PEM

MIMD - N-CU, MU, M-PEM


- Super scalar Arch contains separate processing unit for integer integer manipulation & fractional manipulation

Number System -

Digit value  $<$  radix

Ex: 44


(2)



b1

(

required Dual Core two core mirror images




4GHz Non-dual core

More frequency more heat Hence, Dual core is effective  
 Classification of Computer Architecture

First Memory Architecture is proposed by Von neuman which supports the stored prog. concept (prog. & data are to be str prior to processing).

The Harvard arch. is similar to that of von-neuman arch. The only diff. is the placement of prog. & data is done in diff. memories.

The basis of Flynn arch. is instr. stream & data stream.





// Locality of reference or frequently required info are stored in cache memory.

// Aim of CIA (Carry look ahead) -  
→ reduced the time of addition.

Cycle op <sup>n</sup>	H/w required		
	Fetch F	$HW_F$	
	Decoding D	$HW_D$	$I_1$
	Execution E	$HW_E$	$I_2$
	Storing S	$HW_S$	$I_3$


// Overlap the instruction phases

S				$I_1$
E			$I_1$	$I_2$
D		$I_1$	$I_2$	$I_3$
F	$I_1$	$I_2$	$I_3$	$I_4$
	$T_1$	$T_2$	$T_3$	$T_4$

// Goal of Instr pipeline -

→ "Efficient usage of Resources"

Data transfer



of system CO1 Deals with logical design of the system

→ It considers the physical devices & their interconnect<sup>n</sup> with the perspective of <sup>improvement</sup> ~~improvement~~ the performance

Performance of system-

// Amount of work done in unit time or  $\mu$ inst. per second ( $\mu$ IPS) &

③ floating pt. opr. per sec (FLOPS)

Inst. set)

fixed length"

addressing mode


CPI = 1,

↓  
clock per

instr.

// The main aim of CO is to reduce time & more work is done at that time


Integer      fraction  
↑      ↑  
3.52



addr.

interpret

exponent represents memory ~~reference~~ <sup>location</sup> of fraction point.



→ Structural dependency is due to resource limitation.

→ Resource duplicat<sup>n</sup> is used to deal with it.


Three types of dependency

① Data

② Control

③ Structural

We don't have any program without Branch instruction.



Total clocks =  
(K+n-1) clocks  
for n instruct<sup>n</sup>

<sup>of</sup>  
T<sub>avg</sub> instruct<sup>n</sup> cycle is reduced.

$$T_n = (K+n-1)T_{clockp}$$


$$T_{clockp} = \text{Max (stage delay)}$$

+  
Buffer overhead

No. s  
is c  
is c  
for

resource

deal with it.



→ All data <sup>circuits</sup> Synchronize

If 100 clock is  $S = 97 \times 4$  clocks  $\approx$  there,  $\frac{100 \text{ clocks}}{3.88}$

If 1000 clock is  $S = 997 \times 4 \approx$  there,  $\frac{1000}{3.986}$

out Branch

More instruction in pipeline → More the better performance

Total clocks =  $(n-1)$  clocks or  $n$  instructions


$$S_{\text{ideal}} = 4$$

Pipeline system gives 4 times more performance than non-pipeline system.

$$k = 20$$

reduced

If the no of stages is increasing, after a certain time speedup factor is decreased i.e; performance decreases



Q. Consider 2-pipelines a & b. The pipeline a has 8-stages of uniform delay  $2ns$ . The pipeline b has 5-stages of

5 stages with

$4ns, 1ns, 2ns, 3ns, 1ns$

(2)

(A) How much time is saved for 100 instr. if pipeline a is used instead of b?

Even

90

(B) What will be the respective speed up factors & efficiencies?

Uniform delay - ~~same~~ <sup>stages uniform</sup> time at every stage.   
 same time delay at every stage.

Answer

or

$T_{\text{clock P}} = \text{Max}(\text{stage delay}) + \text{Buffer overhead}$    
  $\uparrow$    
 clock of pipeline

$$T_{\text{clock PA}} = 2ns$$

$$T_{\text{clock PB}} = 4ns$$

(1)  $n = 100$  (Instr.)

$$T_n = (K + n - 1) T_{\text{clock P}}$$

$$T_{nA} = (8 + 99) \times 2ns = 214ns$$

$$T_{nB} = (5 + 99) \times 4ns = 416ns$$

The pipeline  
is 2ns  
of

Time saved if A is used instead = 202ns  
of B (416-)

$$(2) \quad S_A = \frac{\text{Time without Pipeline}}{\text{Time with pipeline}}$$


ns

Every instr. has to perform 8 phases in 2ns  
instr. cycle

b?

up factors

instr. cycle



uniform  
every time  
loss of every  
overhead stage

Amount of work is not changed in Time  
or without pipeline

stages in A

$$S_A = \frac{1675 \times 100}{21475} \quad (8 \times 2 \text{ ns})$$

$$S_A = 7.796$$

4ns

$$S_B = \frac{\text{Time without pipeline}}{\text{Time with pipeline}}$$

$$= \frac{11 \text{ ns} \times 100}{416.95}$$

$$S_B = 2.64$$

$$S_{\text{ideal}} = \text{Number of stages}$$

↑  
100% efficiency

100% w.r.t pipeline A = 8  
 w.r.t. - 11 ——— = 7.46  

$$= \frac{7.46 \times 100\%}{8}$$

efficiency for A,  $\eta = \boxed{93.25\%}$

100% w.r.t pipeline B = 5  
 9 ——— - 11 ——— = 2.64  

$$= \frac{2.64}{5}$$
  

$$= \frac{5.9 \cdot 8}{100}$$

efficiency for pipeline B,  $\eta = \boxed{52.8\%}$

Q. Consi  
 each  
 diff  
 gives  
 in

Q. An ~~to~~ stage pipeline is having speedup factor 40 while operating with 80% efficiency. What will be the no. of stages for the pipeline?

$S_p = 40$   
 $\eta_p = 80\%$

$$\frac{100\%}{80\%} = \frac{S_p}{n}$$
  

$$\frac{100}{80} = \frac{40}{n}$$
  

$$n = \frac{40 \times 80}{100}$$
  

$$n = 32$$

24 (b)  
 clock

$S_{ideal} = \text{no. of stages}$

10%

$$\rightarrow \frac{1000}{80} \rightarrow \frac{100}{8}$$

$$= 12.5$$

213 stages

A. Consider a 4 stage instr pipeline in which each instr spends diff no. of clocks at diff no. of stages. The following table gives 4 instr and associated required clock in the respective stages.

Instruction	clocks			
	F	D	E	S
$I_1$	2	1	3	1
$I_2$	1	2	2	1
$I_3$	1	1	2	3
$I_4$	1	1	1	1

efficiency factor  
the

for (i=1; i<2; i++)

{ $I_1, I_2, I_3, I_4$ }

a) 24 (b) 28 (c) 20 (d) none


clocks required per instr. per stage is changed here

24



# Thumb Rule -

- Resource should not be allocated unless it freed by previous one
- No instruction acquires the next before the completion of previous stage



Here,  $S_{ideal} = 4$

$$S = \frac{\text{time without pipeline}}{\text{time with pipeline}} = \frac{24}{14} = 1.71$$

$$4 \text{ stages} = 100\% \text{ eff.}$$

$$1.71 \approx \frac{1.71}{4 \times 100}$$

$$= 42.7\%$$

$$\eta_p = 43\%$$

Pipeline producing not any activity, we call it as stall.

More  
to do

for  $i = 1:2$

ated unless

$\{ I_1, I_2;$

$I_3, I_4;$

before the

}

8, 9, waiting

in  
Pipeline  
proceeds

12, 13 is not  
complete

10, 11, 12, 13, 14

II<sup>nd</sup>

II<sup>nd</sup>

Shift Method -

I<sup>st</sup> Iteration

$$\frac{24}{14} = 1.71$$

6 is max<sup>n</sup> then 5, add (6+2)

y, we call

$$S = \frac{48}{22} = 2.18$$

More instr. in pipeline, more the speedup factor  
better performance.

### Dependencies -

→ The dependencies among the instr. requires re-organisation of instr. pipeline.

→ This in turn consumes extra time. Hence, the speedup factor reduce.

→ The data dependencies are four types -

- RAW "True dependency"

- WAR "Anti"

- WAW "Output"

- RAR "NO"

Instr. → I

Read After Write - RAW

// I<sup>nd</sup> instr. has to read only after I<sup>st</sup> instr. is read.

(1) RAW

E.g.  $\text{ADD } R_1, R_2, R_3 ; R_1 \leftarrow (R_2) + (R_3)$   
 $\text{ADD } R_1, R_4, R_5 ; R_1 \leftarrow (R_4) + (R_5)$

	1	2	3	4
I <sub>1</sub> :	F ADD	D R <sub>2</sub> , R <sub>3</sub>	E (R <sub>2</sub> ) + (R <sub>3</sub> )	S R <sub>1</sub>
I <sub>2</sub> :		F ADD	D R <sub>1</sub> , R <sub>5</sub>	S (R <sub>4</sub> ) + (R <sub>5</sub> )

going to be

R<sub>1</sub> is available in 4<sup>th</sup> clock cycle & Instr

2 is used it in 3<sup>rd</sup> cl " It's

used its previous value i.e., calculate dependency

# Rectification

requires

Hence,

	1	2	3	4			
$I_1$ :	F ADD	D $R_2, R_3$	E $(R_2) + (R_3)$	S $R_1$	B	C	F
$I_2$ :	F ADD		Stall		D $R_2, R_3$	E $(R_2) + (R_3)$	S $R_4$

types -

instr. is

$+ (R_3)$

$2 + (R_2)$

I

1e & Instr

It's  
has dependency

log 10

# Data dependency

Sol

RAW) True

$$D \cap R_1 \neq \phi$$

I) Inst

WAR ANTI

$$R_2 \cap D_1 \neq \phi$$

Sche

WAW output

$$R_2 \cap R_1 \neq \phi$$

RAR NO

$$D_2 \cap D_1 \neq \phi$$

- It takes extra times than other

Eth (Per

WAW- II<sup>nd</sup> instruct<sup>n</sup> has to write when I<sup>st</sup> instruct<sup>n</sup> has to read it.  
(All are like this statement)

		domain	Range	
SUB	$R_1, R_2, R_3$	$R_1 \leftarrow (R_2) - (R_3)$	$R_2, R_3$	$R_1$
OR	$R_1, R_4, R_5$	$R_1 \leftarrow (R_4) \vee (R_5)$	$R_4, R_5$	$R_1$

IP) Stac  
i  
II) Oper

logical instruct<sup>n</sup> takes less time

Before

Every stmt has 2 instruct<sup>n</sup>

→ It is  
→ Most

- (1) domain D - getting the operand (Read) Eg. ADD R
- (2) Range R - storing the operand (Write op<sup>n</sup>) ADD R

If  $\neq \phi$ , then it will there will be dependency

No penalty

Solut<sup>ns</sup>

## I) Instruction Re-scheduling

Scheduling - Instruction taken in order to perform ops.

→ Efficiency of compiler & program.  
(Performance is depends upon it)

If  $I_1 + I_2$  pipeline causing stalls  
Instructions  $I_1, I_j, I_k, I_2$  Independent 4 stage

new Range

$R_3, R_4$   
 $R_5, R_2$

II) Stall cycle instruction: No operation cycle introduced in betn instructions.

III) Operand forwarding: Value of operand is provided to ready stage before its is stored.

→ It consume additional H/w.


→ Most of the data dependencies are resolved

ops<sup>n</sup>

(Read) Eg. ADD  $R_1, R_2, R_3$   
(Write ops) ADD  $R_4, R_1, R_5$

be

No penalty



$(R_2) + (R_3)$  - called as value or result

data to B should be consumed in same clock, not going in other clock cycle.

### Control Dependency

Instruction cycle of <sup>any</sup> other instruction is altered by

Sequence of execution is altered by instruction cycle of earlier one in pipeline.  $\rightarrow$  D

$T_1$  BUN I7

$T_2$

$T_3$

$T_4$

Due to

all

the

not

inst

inst

consequ

(a) is

no

blank


(b) is

and

the

cond

met



Speed up factor is reduced.

clk, not

to

$S_{eff}$

$S_{ideal}$

$\left( \frac{1 + \text{stall freq} \times \text{stall cycle}}{\text{stall freq} \times \text{stall cycle}} \right)$

$$S_{eff} = \frac{K}{(1 + \text{stall freq} \times \text{stall cycle})}$$


affected by

Instruction?

→ Opcode - gives nature of instr.

Due consider 8-stage instr. pipeline (F, D, B, write Back → WB)

The instr. pipeline allows overlapping of all instr<sup>ns</sup> except the branch instr. in the case of branch instr. The target is not available until the current branch instr. is completed. Let there are 20% branch instr. (Conditional & unconditional). each stage consumes 10 ns delay



(a) What is the avg. instr. time? if there is no special consideration for this conditional branch instr.

(b) Let there are 50% instr<sup>ns</sup> are conditional among the branch once & 30% doesn't satisfy the condition, if there is no penalty for conditional branch instr. whose condition is met (branch is not taken). What is the



effective speedup factor?

Sol<sup>n</sup> (a) All other except branch instr consume (on average) 1 clock for completion. for each branch instr. the target has to wait  $(K-1)$  clocks for scheduling & take 1-clock (on average) to complete.

$$K=5$$

$$T_{\text{clock}} = \text{Max stage delay} = 10\text{ns}$$

stall cycles for branch instr. =  $(K-1)$  clocks  
(waiting time)  $\approx (5-1)$   
 $\approx 4$  clocks (b)

take for scheduling (waiting time)

$$T_{\text{avg}} = [80\% \times 1 \text{ clock} + 20\% (4 \text{ clocks} + 1 \text{ clock})]$$

$$= 1.8 \text{ clocks} \Rightarrow 18 \text{ ns}$$

OR  $T_{\text{avg}} = (1 + \text{stall freq} \times \text{stall cycles}) \text{ clocks}$

$$= (1 + 20\% \times 4) \text{ clocks}$$

$$= 1.8 \text{ clock}$$

$$\approx 1.8 \times 10\text{ns}$$

$$T_{\text{avg}} = 18\text{ns}$$

68-2

Effective Speed up factor  $S = \frac{k}{1 + (\text{stall freq} \times S)}$

consume

selection.

t has to

take 1-

long

(k-1) clocks

(S-1)

4 clocks

waiting (waiting time)

s + 1 clock)

1 clock

(b)

branch instr. 20%

(decision tree)

50%

50%

un-conditional

conditional

(branch is taken)

(Branch is taken)

(condition satisfied 70%)

stalls: 4

(Cond not satisfied 30%)

(Branch is not taken)

stalls: 0

$$T_{avg} = (1 + 20\% [50\% \times 4 + 50\% (70\% \times 4 + 30\% \times 0)])$$

clock

$$= (1 + 0.2 [0.5 \times 4 + 0.5 (0.7 \times 4)])$$

$$= (1 + 0.2 [2 + 0.5 \times 2.8]) = (1 + 0.2 [2 + 1.4])$$

$$\frac{3.2}{1.68} = 2$$

$$= 1 + 0.2 \times 3.4 = 1.68 \text{ clocks} \Rightarrow 1.68 \times 10 \text{ ns} \Rightarrow 16.8 \text{ ns}$$

Here, Branch instr. is present - which doesn't <sup>or causing trouble</sup> is want penalty. So, the avg. time is less here.

$$S = K$$

$$= \frac{5}{1.88}$$

$$S = 2.97$$

$$\text{efficiency } \eta = \frac{1}{T_{avg}} \rightarrow \frac{1}{16.8 \text{ ns per instr.}}$$

$$= \frac{10^9 \text{ instr./sec}}{16.8}$$

$$= \frac{10^3 \times 10^6}{16.8} \text{ MIPS}$$

$$\eta = 8.9.5 \text{ MIPS}$$

Techniques to deal with ctrl dependencies -

(1) Delayed load

(2) Mul

The load of the branch instr. is either the next sequential one or the target instr. bet<sup>n</sup> the branch & its load indep<sup>endent</sup> instr.<sup>ns</sup> are scheduled since, the load one

The monu the one


doesn't is getting delayed  
is

$I_1$   
 $I_j$   
 $I_k$   
 $I_l$   
 $I_m$

Load  $I_2$  as  $I_3$

No. of instr. delayed depends upon stall cycles  
No

If load is taken at end but load is delayed  
Whether the condn is satisfied or not, penalty  
is there it will be



Instruction Queue

stages

## (2) Multiple Pipelines

The two pipeline sys. successfully resolve  
many data dependency. Both pipeline maintains  
the branch instr. in the beginning clock, &  
the load one pipeline places  $I_2$  in the (next sequential) <sup>fetcher</sup> Another




1/10/

places  $I_2$  (target for the next clock). Based on the cond<sup>n</sup>, one of the pipeline is allowed to continue & other one is stop.

Co  
(3) Pre

This 2 pipeline sys. is resolved

IF-THEN-ELSE statement. If false for Nested if conditions.



F

Imp

Plc

(denot

pre

10/10/10

Based Control dependency

ne is  
s stop.

### (3) Prediction Techniques

for

IN-ELSE

Static

Dynamic

decision when to change the predi  
E.g. when-ever previous two consecutive  
prediction are wrong then change pred

Branch Never takes


Fetch: Next Sequential (next clock)

Branch Always taken

Fetch: Target (next clock)

### Implementation of Dynamic Prediction

Flag : Taken  $\leftarrow \begin{cases} = 0 & \text{(Branch is Not taken)} \\ = 1 & \text{(Branch is Taken)} \end{cases}$   
(denote status of prediction)



A, C = Strong predict<sup>n</sup> status  
 B, D = Weak predict<sup>n</sup> status

When the outcome is come & the predict<sup>n</sup> is not changed then it is strong predict<sup>n</sup>


② Control dependency can't resolve with predict<sup>n</sup> tech.

### Structural Dependencies

The structural dependency result due to the limited availability of resources. Resource duplication is used to deal with structural dependency. The duplicat<sup>n</sup> is subjected to cost and reliability constraints.


E.g. (1) In case of Single port memory, fetching the instruct<sup>n</sup> cannot be overlapped with storing the result for another instruct<sup>n</sup>.

(2) In case of Single ALU unit, execution of one instruction can't be overlapped with fetch of another instruct<sup>n</sup> if the fetch requires updating the prog. counter, ( $PC \leftarrow PC + K$ ).




Due to less address & data bus, delayed in data & address sending which caused problem in efficiency. As well as due to ALU only one operation is performed at a time which is also caused delayed.

Due to less address & data bus, delayed in data & address sending which caused problem in efficiency. As well as due to ALU only one operation is performed at a time which is also caused delayed.



If one module fail other works.



$$R_1 = 1 - f_1$$

$$f_1 = f_{11} + f_{12}$$

$$= (1 - R_{11})^4 \cdot (1 - R_{12})$$

$$= 0.1 \times 0.1 = 0.01$$

$$R_1 = 0.99$$

$$R = R_1 \cdot R_2 = 0.99 \times 0.9 \approx 0.9$$



Q. Consider two instr. pipelines A & B, the pipeline having single port memory while B is having 2-port memory. Both pipelines are having equal no. of stages & allow all the instructions to be pipelined without penalty except the memory instr. In case of memory instr. if two memory ops can't be done simultaneously, there will be 1-stall penalty. Let there are 20% instructions are memory related. How many times the performance is enhanced if pipeline B is chosen instead of A.

Pipeline	stages	Memory	stall freq.	seg
A	K	Single-port	20%	trans
B	K	Two-port	20%	oper
stall cycles				mi
1				rec
0				(st
				vis
				(M

$$\begin{aligned}
 \text{(efficiency)} \quad S_{\text{eff}} &= \frac{S_{\text{ideal}}}{\left[ \left( 1 + \frac{\text{stall}}{\text{freq.}} \right) \times \left( \frac{\text{stall}}{\text{freq.}} \right) \right]} \\
 &= \frac{K}{1 + 20\% \times \text{stall cycles}}
 \end{aligned}$$

B, the  
while B is

$$S_A = \frac{K}{1+20\% \times 1}$$

$$S_B = \frac{K}{1+20\% \times 0}$$

• 4 are having  
instructions  
left the memory  
then

$$\frac{S_B}{S_A} = \frac{K/1}{K/1.2} \Rightarrow 1.2$$



simultaneously  
let there  
by related  
is  
seen instead

$$S_B = 1.2 S_A$$

### Micro Operations


There are the elementary operations (atomic) which are used to move the data across registers. A group of microoperations implement a subphase of instruction cycle. The register transfer language is used to encode the microoperations. The encoded version is called as micro program. Each micro operation in turn required a set of simultaneous control signals (control signals). The control signals can be generated using h/w (-H/w control unit design), Memory (Microprogrammed control unit design).

A program is a collection of sequential instructions.



Control signal never generates anything only helps to perform the signal & in flow of signals.  
 or  
 E.g. valves in water pipeline helps to flow the water

Transfer lang.  
operation




Registers Transfer language  
E.g. Addition of  $R_1$  &  $R_2$  and place the result in  $R_3$  at clock 1



Cond: no operat?

$$T_1: R_3 \leftarrow R_1 + R_2$$

H/W implementation



to flexo



→ Fe  
I  
Prog

Fetch


$T_1 + T_2 T_3 : R_1 \leftarrow R_2, R_2 \leftarrow R_1 ; R_{1in}, R_{2out}, R_{2in}, R_{1out}$

Both of them are done parallelly

4 4  
11 cl  
a

Q. Consider a basic sys. which has accumulator, instr. register, prog. counter, memory address & data registers, which are connected by single bus architecture. The bus controller will decide who has to use the bus at that time.

→ The  
Th.  
mem  
the



- (1) V's
- (2) G.
- (3) A

→ Fetch - get the instr into instr. register.  
It contains 3-addr? -

- Prog. counter
- ① place the address in MAR
  - ② Get the instr. into MDR
  - ③ Place it in IR

Fetch Micro Program -

$T_1: MAR \leftarrow PC$  (Clock 1)

$T_2: MDR \leftarrow M[MAR]$  (Clock 2)

$T_3: IR \leftarrow MDR$  (Clock 3)

$PC \leftarrow PC + 1$  (5 values are ops)


4 4 clocks are used in fetch instead of 3  
Clock 4 is used to isolate Fetch & Exec  
a opr?

→ The Execut<sup>n</sup> of phase upgr. for ADD in  
accumulator.  
The ADD  $R_i$  instr. adds the content of  
memory locat<sup>n</sup>  $R_i$  to the accumulator. &  
the results are placed in accumulator.  
by single  
|| decide  
ime.

ADD  $R_i$

$Accum \leftarrow M[R_i] + Accum$

BUS  
controller



- ① Visit the memory to location  $R_i$ .
- ② Get that content into MDR
- ③ Add it to Accumulator

3-10-10

	opcode	set
Fetch	ADD	R <sub>1</sub>
		IR

← ISZ

BUR  
↓ $T_1: MAR \leftarrow IR(Addr)$  $T_2: MDR \leftarrow M[MAR]$  $T_3: A \leftarrow (A) + (MDR)$ 

// Inc.

Hand

To

one

A

ctrl

for

it

All

3-10-10

Get the content of x

Increment

Save Back

← ISZ X Increment & Skip on Zero

BUN X Branch to X

↓

Opcode

Ref

IR

ISZ

.X

Increment Contents

Skip the instruction if result is zero

/ Increment to memory locat<sup>n</sup> x

$T_1 : MAR \leftarrow IR(Ref)$

$T_2 : MDR \leftarrow M[MAR]$

$T_3 : MDR \leftarrow (MDR) + 1$

$T_4 : M[MAR] \leftarrow (MDR)$

$T_5 : IF[(MDR) == 0] PC \leftarrow (PC) + 1$

IR

BUN

X

Opcode

Ref

$T_1 : PC \leftarrow IR(Ref)$

### Hardware Control Unit Design

In the h/w ctrl unit design, the ctrl signals are expressed as a sum & product expressions & realised using dedicated h/w. The h/w ctrl unit offers faster response & its suitable for real time applications as it is not flexible. It can't be used for design & testing purposes. All the ~~other~~ v processors employ the h/w ctrl (RISC).



unit design

Consider a CU (Ctrl unit) which has to support two instructions  $I_1$  &  $I_2$  and uses 3-bit registers A, B, C.

The following table gives the ctrl signal request for each  $\mu$ operation:-

$\mu$ operation	$I_1$	$I_2$
$T_1$	$\textcircled{A_{in}}, B_{out}$	$\textcircled{A_{in}}, A_{out}$
$T_2$	$B_{in}, C_{out}$	$C_{in}, B_{out}$
$T_3$	$C_{in}, C_{out}, B_{in}$	$\textcircled{A_{in}}, A_{out}$
$T_4$	$\textcircled{A_{in}}, C_{out}$	$B_{in}, C_{out}$
$T_5$	END	END

$$\text{Control}_x = f(I_1, I_2, T_1, T_2, T_3, T_4, T_5)$$

Every  $\mu$  operation is  
ctrl signal SOP of Instruction & clocks.

Both instructions perform at clock 1

$$\text{SOP Expr - } A_{in} = \overline{I_1} * T_1 + I_2 * T_1 + I_2 * T_3 + I_1 * T_4$$

$$\text{Hence, } A_{in} = T_1 + I_2 * T_3 + I_1 * T_4$$

$$C_{out} = T_4 + I_1 * T_3 + I_1 * T_2$$

has to  
8-8  
id uses 3 bit

// If 1 bit opcode = 1, denotes Instruc<sup>n</sup> I<sub>2</sub>  
otherwise I<sub>1</sub>.

1 signal


low

out

low

out

2



1) Max degree of parallelism  
No. of control signal simultaneously  
generated.

k1

$I_2 * T_3 +$

$$Bin = I_1 T_2 + I_1 T_3 + I_2 T_1$$

$T_1$

$$f(P, Q, R) = \sum(3, 5, 6) \\ = \sum(1, 4, 5, 6, 7)$$

$* T_2$

## Microprogrammed Ctrl Unit Design

It offers flexibility. Here, the binary pattern of ctrl signals (either with encoding or without encoding) stored in a memory (ctrl memory) & h/w is used to realize the ctrl signals any modification requires changing the binary pattern the h/w remain intact. Based on how many bits are used with each ctrl word, the  $\mu$ -programming can be termed as I Horizontal  $\mu$ -programming is II Vertical  $\mu$ -prog. The Horizontal  $\mu$ -programming ctrl consumes more bits for each ctrl word but offer max<sup>m</sup> degree of parallelism.

In a vertical  $\mu$ -prog, the ctrl signals are first encoded. The encoded patterns is stored in ctrl memory. It is required to decode this ctrl word before the signals are generated.

(1 bit / ctrl signals) Horizontal u-p

e binary with

stored

w is

is any

e binary

Based

through each




be

examining

horizontal

more bits

max



// H/w will never changed while binary patterns are changed.

is required The time taken to generate ctrl signal.

Time to access time take for

$$T_{cg} = T_{cm} + T_{hw} - \text{using h/w}$$

// System requires 6-ctrl signals. Hence, Every ctrl word in CDR is of 6-bits.

// 1 ctrl word can generate more signals.

Adv - Max degree of parallelism


Disadv - lengthy ctrl word.

More no. of zero's, not efficient use of mem

// ctrl bit or ctrl signal = 0 is no oper<sup>n</sup> is performed or no signal is generated.

encoding  
 6-ctrl signals encoded in 8-bits  
 $A_{in} = 001$   
 $A_{out} = 010$   
 $B_{in} = 011$   
 $B_{out} = 100$   
 $C_{in} = 101$   
 $C_{out} = 110$

Vertical U-prog



// 1 ctrl signal can trigger only one signal. (generate)

$$T_{cg} = T_{cm} + T_{decoder} + T_{hw}$$

condit<sup>n</sup> here

in operat<sup>n</sup>  
nerated.

The ctrl signals are encoded & stored & then decoded, so there is need for a decoder in vertical u-prog. Hence, more time is consumed than horizontal while in horizontal decoded ctrl signal is stored so, no external decoder is needed. Here

H/W is not changed in both u-prog.


Disadv- ① More time required to access.

② one word can generate only one signal.

Sequencing the ctrl words - it's required to access the ctrl word in specific order, then only the instruct<sup>n</sup> is implemented properly. Here the ctrl words are following the concept of node of a linked list.

Sequencing is done by PC.

- One address instr<sup>n</sup> is used to perform sequencing the ctrl words.




signal.

Cond<sup>n</sup> added

here

Ques - Consider a  $\mu$ -programmed CU design, which has to support 128 instructions. Each instr<sup>n</sup> on average consumes 8- $\mu$ ops. The system has to support 16-flag cond<sup>ns</sup> with horizontal  $\mu$ -prog. How many bits are required for each ctrl word & what is the size of ctrl memory (in bytes) required. The one-addr. ctrl word is used for instr. sequencing.

4 bits repr. 16 cond.  $2^4$  bits  $\rightarrow$  1 word - 6 bits



10-bit CAR

$I_0$	8-word
$I_1$	"
$I_2$	"
$I_3$	"
$I_4$	"
$I_5$	"
$I_6$	"
$I_7$	"

8  $\mu$  op.

8 word  $\times$  128 instr.

$$2^7 \times 2^3 = 1024 \text{ words (total)}$$

$$2^{10}$$

Hence, 10-bit address

64 control signals

Control Memory

(i) Control word - 78 bits

(ii) Control memory -  $1024 \times 78$  bits

$$= 128 \times 78$$

$$= 9984 \text{ B}$$

$$\begin{array}{r} 128 \\ \times 78 \\ \hline 1024 \\ 9984 \\ \hline 9984 \end{array}$$

design,  
instructions

8-110px

flag

How-

6 ctrl

memory

ctrl

3. Repeat the above with vertical 11-px

Cond	U Control Signal	Next Addr
4	6	10

(i) Ctrl word = 20 bits

(ii) Ctrl memory =  $\frac{1024 \times 20}{8 \times 2}$

= 128 x 20

= 2560B

4 Neither horizontal 11-px, Nor vertical 11-px is preferred bcoz the first one requires more control memory & the 2nd requires more " signals, i.e., degree of parallelism is 4.

The Hybrid 11-px is used in which the ctrl signals are partitioned based on mutually exclusive property. Sum of the fields follow the horizontal 11-px while other follow vertical 11-px.

E.g. Consider 1-add r ctrl instr which has to support the control signals of the following behaviour

1. either 1 or none of the 63 ctrl signals

128  
128  
256  
1024  
2560



2. At most 5 of the remaining ones, what will be the min<sup>m</sup> bits required for ctrl bit?

Cond.	Control field	Next
	$F_1$ 6	9

fields

$F_1$  - either 1 or 63 (follows) / up

$F_2$  - At most 5 from remaining ones (follows H up)

ctrl field = 11 bits

H up - 1 bit / ctrl signal

Que-A ctrl instruct<sup>m</sup> has to support 10 groups of control signals

$G_1$	$G_2$	$G_3$	$G_4$	$G_5$	$G_6$	$G_7$	$G_8$	$G_9$	$G_{10}$
3	6	5	11	1	6	13	3	5	7

Min<sup>m</sup> no. of bits saved for each control signal with respect to Horizontal prog.

$$\begin{aligned} \text{Min<sup>m</sup> no. of bits need in HUP} &= 3+6+8+11+ \\ &+ 1+6+13+3+5+7 \\ &= 60 \text{ bits} \end{aligned}$$

ctrl bit?

In hybrid up

$G_1$	$G_2$	$G_3$	$G_4$	$G_5$	$G_6$	$G_7$	$G_8$	$G_9$
2	3	3	4	1	3	4	2	3

total

min<sup>m</sup> bits are saved for HUP = 32 bits

Max<sup>m</sup> degree of parallelism = 10  
up) ~~8~~ 10 ctrl signals, each for each grp.  
Min<sup>m</sup> " " " " " 0

### Nano-programmed CU design

The nano-programmed CU design uses 2-  
o groups Ctrl memory (CU-ctrl memory, nano Ctrl mema


The ctrl words are sequenced in  $\mu$ -ctrl  
 $G_9$   $G_{10}$  memory & generated in nano ctrl mem. It

5 7 Supports max<sup>m</sup> flexibility & modular pr  
not signal The firmware based app<sup>n</sup> uses nano-pr  
word CU, the bootstrap prog (BIOS) is stored

nano-programmed CU Since it uses two-le,  
8+6+8+11+ controllbl memory. It is the slowest ctrl  
13+3+5+7 unit design.

20 bits

2-level design




bits are required to address  $H_w$  words =  $\log_2 H_w$

" " " "  $H_m$  i.e.  $\log_2 H_m$

Control Memory Size = uCM size + NCM size

$$H_m \left[ \log_2 H_m \times H_w \right] + H_w \times P$$

// ctrl word accessed from  $T_m, T_n$  (Nano ctrl m)




\* Follow the Horizontal up and reduce effective control memory

$$T_{cs} = T_{ucm} + T_{ucm} + T_{hw}$$

Q. let  $H_m = 1024$ ,  $H_n = 64$ ,  $P = 48$

$$\begin{aligned} \text{cm size} &= 1024 \left[ \frac{16}{\text{bits}} \right] + 64 \times 48 \text{ bits} \\ &= (2048 + 384) \text{ B} \\ &= 2432 \text{ B} \end{aligned}$$



// Using HUP for max degree of parallelism

words =  $\log_2 H_n$

$n = \log_2 H_m$

$e + \text{ncm size}$

$4, H_n, P$

Single level cm = 1024 (48+16) bits

in bytes =  $\frac{1024 \times 58}{8}$

= 7424 B

(Nano Ctrl M)

// More bits are required for HUP compar to NUP

HUP - 1-level design or memory  
NUP - 2-level

Ascending order of flexibility of chl  
unit design -

HW, HUP, VUP, Nono

If it will reversed, it repr. access time  
ascending order of the speed of operat<sup>n</sup>

Nono, VUP, HUP, HW,

time

Assembly language Program Tracing

Tracing - finding the contents of  
specifying register

Time requirement (time to  
complete)

Space Requirement

// behaviour of program dictate by

Key instr.

(words)

Size F

A/C

(1) LD  $R_0, R_1(100)$

4 2 clock/word

4

(2) ADD  $R_1, R_0, R_1$

2 1 1 / 1

2

(3) ADD  $R_0, R_1, R_0$

2 1 1 / 1

2

(4) ST  $R_0(100), R_0$

4 2 1 1

4

ctr) let  $R_1 = 100$

$M[100] = 200$

$m[200] = 100$

time  
relatn

(1)  $R_0 \leftarrow M(R_1 + 100)$

$R_1 \quad R_0$   
100 100

tracing

(2)  $R_1 \leftarrow (R_1) + (R_0)$

$R_1 \quad R_0$   
200 100

is of

condns  
time to

(3)  $R_0 \leftarrow (R_1) + (R_0)$

$R_1 \quad R_0$   
200 300

(4)  $M(R_0 + 100) \leftarrow R_0$

$M(400) \leftarrow 300$

by  
s)

$R_1 \quad R_0$

F (clocks)

200 300

2 clock/word

4

1 1 1 1

2

1 1 1 1

2

2 1 1 1

4

The tracing of the prog. result  
 $R_1$  contains 200,  $R_0$  contains 300.  
 $M(400) = 300$

### Space Req.

Let each word is occupying 32 bits  
 & the prog. is stored in a byte organised memory from the locat<sup>n</sup> 1000 onwards (decimal address). If an interrupt is occurred during the 1<sup>st</sup> ADD Instr, what will be the addr. saved in the stack (take previous records)

- CPU can  
 ① Sp  
 ② D  
 ③ D

		Size (Words)	Block
		4	to
LD	1000 4B = 2 <sup>4</sup> = 16 locat <sup>ns</sup>	2	
	1015 Address of Next instr. i.e; 2		
① ADD	1016 1023 1024 is saved which	4	
② ADD	1024 1031 is to be return.	12 Words	
ST	1032 1047	12 x 4 = 48B	

How many clocks are required to complete above prog. (Time complexity)

if Proc  
 # to  
 4 Bu  
 1  
 get

Size	A	B	Total (Clocks)
4	2	4	8 + 4 = 12
2	1	2	2 + 2 = 4
2	1	2	2 + 2 = 4
4	2	4	8 + 4 = 12

32 clocks

After

32 bits

is organised  
words

is  
structure, what  
attack

Words)


Words  
= 488

complete

3)

2 clocks


## IO Organization



CPU Can't connect directly to IO because of -

- ① Speed Mismatch
- ② Diff. device drivers
- ③ Diff. data format: <sup>Some take</sup> (8-bit pattern and some 7-bit)

Black box is placed bet<sup>n</sup> them for their commu-  
to each other



Interface  
To module  
To processor


} Buffering (Inp)  
Latching (Outp)

Processor gives data when it is latched & when  
take data it is buffering

Buffering is nothing but selective amplification  
logic '1' signal gets amplified & logic '0' is  
get reduced.

0 → 1      '0'

3.5 to 5      '1'



After buffering logic '0' retained as '0' & '1' retained as



logics will not change only quantity will change

Ma

Interface (No Error Correct<sup>n</sup>)

Inte  
doe

Based

on

Connecting  
device

Serial 8251, USART, PCI (Programmable  
(Universal syn. Asyn.) Direct<sup>n</sup> Comm. Interface)  
Parallel 8255 PPI (Programmable  
providing connectivity peripheral Interface)

Sys

① C

② I

By placing the ctrl word into ctrl word register,  
the interface is programmed.

Device is serial & processor is parallel in

// In


Serial interface & it has to do additional  
conversions -

mode  
interf

① Serial to parallel (Placed in receiver sect<sup>n</sup>)

② parallel to serial (placed in xmitter sect<sup>n</sup>)

// device given data in serial & change it to  
parallel



ISS

// Placed SIO register in receiver sect<sup>n</sup> for  
gen. S to P conversion.

① Ad

// Placed PIO register in xmitter sect<sup>n</sup> for  
P to S.

② D to

will change

Module Error correction

Interface can't do error correction but mod. does

(Programmable  
mm. Interface)  
mmable

IOP : If implement IO instruction  
(IO processor) (capable to deal with IO)

eral Interface)

System has two processor.


and register,

- (1) CPU processor
- (2) IO processor

allel in  
n additional  
ecieves sett<sup>n</sup>)  
nitter sett<sup>n</sup>)

If IO processor deal with several module. Each module connected to several interfaces & interface connected to several devices.

ange it to



ISSUES in IO

es sett<sup>n</sup> for

er sett<sup>n</sup> for

- (1) Addressing (How to address IO device)
- (2) Data transfer (Data transfer from data device)

Addressing

Memory mapped IO

A

IO mapped IO

1)

Data transfer

Program Driven


cli

Interrupt Driven

DMA

(Addressing)  $A_5 \rightarrow$  Partitioned into MS & IOS (memory space)

Sol<sup>n</sup>



Can't have same address for MS & IOS,

Adv - ① Memory & IO address is distinct.


② All memory transfer Modes can be used in IO } Flexibility

LDA 8000  $A \leftarrow [8000]$

LDA 1000  $A \leftarrow M[1000]$

Disadv -  $\Delta$  IOS effect memory space

Sol<sup>n</sup> -



napped IO

Above sol<sup>n</sup> is named as Isolated IO/IO

IO


Adv of Above sol<sup>n</sup>

Δ IOS doesn't effect MS

given

Driven

disadv - Addresses are not distinct



both, starts at '0'

Sol<sup>n</sup> IO/ $\bar{M}$  is used (n+1 Address line

It ctrl bit is 1, used for IO device

" " " 0, " Memory

It separates IO instructions  
IN OUT

& provides limited flexibility

& IOS

distinct

Program Driven

flexibility

One of the instr. checking the device status.  
If device is ready, it performs IO operation.  
This technique called as program driven.

Adv - Simplicity (need not take any h/w).

disadv - processor is forced to wait till the device is ready i.e; inefficient usage of CPU.

### ③ Block transfer mode.

#### Burst mode -

The Burst Mode delays the processor for longer time (System bus is returned only after entire data has been transferred).

#### 1) Cycle Stealing Mode -

The cycle stealing mode makes DMA to wait longer time (the sys. bus is returned by DMA controller after every word xfer & acquired after every instr. cycle).

#### Block Xfer Mode -

The Block xfer mode maintains the advantage of Burst mode & cycle stealing mode. If the block size is 1 word then it reduces to cycle stealing, if block covers entire data then it reduces to burst mode.


The processor performance is reduced due to DMA.

$$\% \text{ of time processor blocked is } = \frac{T_x}{(T_x + T_y)} \times 100$$


where,

$T_x$  = word transfer time

$T_y$  = word preparat<sup>n</sup> time



Interrupt Driven - (Device Controlled)



Adv - efficient usage of CPU  
disadv - More complexity

DMA -


In a DMA, the processor is isolated from data path. The DMA controller coordinate the data xfer, the bulk data can be xfered in a rapid rate using DMA. The sys bus is shared bet processor & DMA controller in master-slave mode.

Based on when the system bus is returned the DMA operating modes can be 1.

① Burst Mode

② Cycle stealing mode

24



- ① When
- ② How
- ③ What
- ④ If

System bus is not available at  $T_x + T_y$  time  
i.e; processor gets blocked

// In

$$\frac{2}{1} \times 100\%$$

CPU blocked = 80%

- ① All
- ② 7
- ③ 1
- ④


If sys. uses 2 system buses, theoretically, sys. doesn't get blocked but practically it is having some waiting time & the costs are also get increased.

Bra

### Issues in Interrupt driven Implementation

- // Processor efficiency is increased but complexity is increased.

JS to place word.



CPU	Device
① When it should recognize	When the device should interrupt // At any time
② How	How to interrupt
③ What is recognized	change the signal level (level triggered) change the edge (edge triggered)
④ How to resolve	

$t + T_y$  time

// Interrupt is Asynchronous

TRAP - both level & edge triggered  
current

① After the completion of 1st instruction

② INTR flag is used to recognize when - interrupt occur

③ Branch to ISR (Interrupt service routine)

④ Use priorities to resolve

oretically,  
practically  
the

Branch to ISR

Use Device information "Vector interrupt"  
direct

device itself giving the address, it is known as,

Default location - "Scalar interrupt"

lemental




Implementing the priorities -

The priorities are implemented either by using -

- ① Daisy chaining (Device chaining)
- ② Polling

Daisy chaining

Devices are positioned such a way the highest priority is closer to processor & lowest priority is farther to processor.



due to lowest priority, starvation occurs.

Positions of priority are fixed so, it's also known as static or fixed priority.

Polling

Each device has INTR & INTA lines. The buses are polled device by device until it receives interrupted one. By changing the order

of pulling, dynamic priorities get changed. due to this, starvation will be reduced but is not economical.

## Secondary Memory

(1) Disk Memory - The magnetic disk is a random access memory. The unit of xfer is one sector. The disk sys. is associating with disks stayed together. Cylinder is the unit accessed in the disk system. The disk address refers the concerned sector.

Drive	Surface	Track	Sector
offset	offset	offset	offset

Sector is addressed by either logical or linear address.

$\begin{matrix} \text{Surface} \\ \uparrow \\ \langle C, S, \text{Sector} \rangle \end{matrix} \longleftrightarrow \text{linear address}$   
 $\uparrow$   
 cylinder

Logical address

- which cylinder it belongs
- which surface it belongs
- & sector is in which surface

Based on the track capacity, the disk can be constituted using constant & linear recording capacity. Variable density.

Angular Speed is going to be changed due to Velocity tracks

for inner track - less velocity

" outer " - ~~more~~ more velocity

Concerned with variable recording density

Linear Velocity - It is concerned with constant recording density

Capacity of track is changed but distance bet<sup>n</sup> bits is constant

Data  
rate  
time


Consider A disk which is having 10 equidistance tracks. The inner track diameter is 1 cm & outer track dia. is 10 cm.

① What is the capacity of the disk if it's using constant linear velocity

② Constant angular velocity

Answers - (a) 100 MB, 550 MB (c) 100 MB, 100 MB


(b) 550 MB, 100 MB (d) 550 MB, 550 MB



capacity

changed i.e.

velocity



The perimeter of track is varied.

R/W contains the conductor

$$T = T_{\text{seek}} + T_{\text{rotational latency}} + T_{\text{Data xfer time}}$$

(Fixed)

seek time & rotational time are dominating

Semi-random access

Rotational latency - getting the sector under R/W head (Serial access)

As the perimeter is changing

No. of bits varies track to track.

Constant recording density - Tracks capacity  
(distance is going to be changed) varies

Variable - how is changed i.e.

$e \leftarrow e_{\min}$  (for outer track)

$e_{\max}$  (for inner track)

It is having constant track capacity